{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,4]],"date-time":"2026-04-04T06:13:33Z","timestamp":1775283213330,"version":"3.50.1"},"reference-count":30,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/hpca.2003.1183527","type":"proceedings-article","created":{"date-parts":[[2003,8,27]],"date-time":"2003-08-27T11:38:00Z","timestamp":1061984280000},"page":"91-102","source":"Crossref","is-referenced-by-count":215,"title":["Dynamic voltage scaling with links for power optimization of interconnection networks"],"prefix":"10.1109","author":[{"family":"Li Shang","sequence":"first","affiliation":[]},{"family":"Li-Shiuan Peh","sequence":"additional","affiliation":[]},{"given":"N.K.","family":"Jha","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/90.554723"},{"key":"ref10","year":"0","journal-title":"Intel XScale Microarchitecture"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2001.968629"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803937"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/4.871319"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/4.881204"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/90.282603"},{"key":"ref16","year":"0","journal-title":"Mellanox Technologies performance price power volume metric (PPPV)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/40.988687"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1997.628902"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/90.392383"},{"key":"ref28","article-title":"Orion: A power-Performance simulator for interconnection networks","author":"wang","year":"2002","journal-title":"Proc International Symposium on Microarchitecture"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/71.127260"},{"key":"ref27","doi-asserted-by":"crossref","first-page":"795","DOI":"10.1109\/DAC.2002.1012731","article-title":"Traffic analysis for on-Chip network design of multimedia applications","author":"varatkar","year":"2002","journal-title":"Proc Design Automation Conference"},{"key":"ref3","author":"chandrakasan","year":"2001","journal-title":"Design of HighPerformance Microprocessor Circuits"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/4.881205"},{"key":"ref5","article-title":"The Avici Terabit switch\/router","author":"dally","year":"1998","journal-title":"Proc Hot Interconnects"},{"key":"ref8","article-title":"IBM blue logic high-Speed SERDES family of cores","year":"0"},{"key":"ref7","first-page":"120","article-title":"Closed loop adaptive voltage scaling controller for standard-Cell ASICs","author":"dhar","year":"2002","journal-title":"Proc International Symposium on Low Power Electronics and Design"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"9","DOI":"10.1109\/LPE.2000.155245","article-title":"design issues for dynamic voltage scaling","author":"burd","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"ref9","article-title":"The InfiniBand Trade Alliance architecture","year":"0"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/40.342015"},{"key":"ref20","first-page":"73","article-title":"Flit-Reservation flow control","author":"peh","year":"2000","journal-title":"Proceedings of the International Symposium on High-Performance Computer Architecture"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2000.852868"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MC.1987.1663593"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.997877"},{"key":"ref23","article-title":"High-efficiency low-voltage DC-DC conversion-For portable applications","author":"stratakos","year":"1998"},{"key":"ref26","year":"0","journal-title":"TSMC 0 25 µm process 2 5- Volt SAGE ™ standard cell library"},{"key":"ref25","article-title":"Transmeta Crusoe microarchitecture","year":"0"}],"event":{"name":"Ninth International Symposium on High-Performance Computer-Architecture. HPCA-9 2003","location":"Anaheim, CA, USA","acronym":"HPCA-03"},"container-title":["The Ninth International Symposium on High-Performance Computer Architecture, 2003. HPCA-9 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8433\/26557\/01183527.pdf?arnumber=1183527","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T20:09:00Z","timestamp":1497557340000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1183527\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/hpca.2003.1183527","relation":{},"subject":[]}}