{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,20]],"date-time":"2026-10-20T16:28:16Z","timestamp":1792513696288,"version":"4.5.0"},"reference-count":31,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/hpca.2003.1183532","type":"proceedings-article","created":{"date-parts":[[2003,8,27]],"date-time":"2003-08-27T11:38:00Z","timestamp":1061984280000},"page":"129-140","source":"Crossref","is-referenced-by-count":202,"title":["Runahead execution: an alternative to very large instruction windows for out-of-order processors"],"prefix":"10.1109","author":[{"given":"O.","family":"Mutlu","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"J.","family":"Stark","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"C.","family":"Wilkerson","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Y.N.","family":"Patt","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937426"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/40.491460"},{"key":"ref10","article-title":"Improving data cache performance by preexecuting instructions under a cache miss","author":"dundas","year":"1997","journal-title":"Proceedings of the 1997 International Conference on Supercomputing"},{"key":"ref11","author":"dundas","year":"1998","journal-title":"Improving Processor Performance by Dynamically Pre-Processing the Instruction Stream"},{"key":"ref12","article-title":"Intel's P6 uses decoupled superscalar design","author":"gwennap","year":"1995","journal-title":"Microprocessor Report"},{"key":"ref13","article-title":"The microarchitecture of the Pentium 4 processor","author":"hinton","year":"2001","journal-title":"Intel Technical Journal"},{"key":"ref14","article-title":"Intel Corporation","year":"1999","journal-title":"Intel Pentium 4 Processor Optimization Reference Manual"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903263"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604695"},{"key":"ref17","doi-asserted-by":"crossref","DOI":"10.1109\/ISCA.1990.134547","article-title":"Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers","author":"jouppi","year":"1990","journal-title":"Proceedings of the 17th Annual International Symposium on Computer Architecture"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/40.755465"},{"key":"ref19","article-title":"Lockup-free instruction fetch\/prefetch cache organization","author":"kroft","year":"1981","journal-title":"Proceedings of the 8th Annual International Symposium on Computer Architecture"},{"key":"ref28","article-title":"VeriTest","year":"0","journal-title":"Ziff Davis Media benchmarks"},{"key":"ref4","year":"0","journal-title":"BAPCo BAPCo Benchmarks"},{"key":"ref27","article-title":"TimesTen, Inc","year":"0","journal-title":"TimesTen"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379249"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1999.765950"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1965.264263"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/106972.106979"},{"key":"ref8","doi-asserted-by":"crossref","DOI":"10.1109\/MICRO.2001.991128","article-title":"Dynamic speculative precomputation","author":"collins","year":"2001","journal-title":"Proceedings of the 34th Annual ACM\/IEEE International Symposium on Microarchitecture"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1998.694770"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/125826.125932"},{"key":"ref9","author":"cooksey","year":"2002","journal-title":"Content-Sensitive Data Prefetching"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/514191.514223"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003562"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237190"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379250"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/143365.143488"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645814"},{"key":"ref26","year":"0","journal-title":"The Standard Performance Evaluation Corporation Welcome to SPEC"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003559"}],"event":{"name":"Ninth International Symposium on High-Performance Computer-Architecture. HPCA-9 2003","location":"Anaheim, CA, USA","acronym":"HPCA-03"},"container-title":["The Ninth International Symposium on High-Performance Computer Architecture, 2003. HPCA-9 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8433\/26557\/01183532.pdf?arnumber=1183532","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,3,25]],"date-time":"2020-03-25T04:36:20Z","timestamp":1585110980000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1183532\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/hpca.2003.1183532","relation":{},"subject":[]}}