{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T09:07:58Z","timestamp":1725440878707},"reference-count":15,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/hpca.2003.1183533","type":"proceedings-article","created":{"date-parts":[[2003,8,27]],"date-time":"2003-08-27T15:38:00Z","timestamp":1061998680000},"page":"141-152","source":"Crossref","is-referenced-by-count":5,"title":["Microarchitecture and performance analysis of a SPARC-V9 microprocessor for enterprise server systems"],"prefix":"10.1109","author":[{"given":"M.","family":"Sakamoto","sequence":"first","affiliation":[]},{"given":"A.","family":"Katsuno","sequence":"additional","affiliation":[]},{"given":"A.","family":"Inoue","sequence":"additional","affiliation":[]},{"given":"T.","family":"Asakawa","sequence":"additional","affiliation":[]},{"given":"H.","family":"Ueno","sequence":"additional","affiliation":[]},{"given":"K.","family":"Morita","sequence":"additional","affiliation":[]},{"given":"Y.","family":"Kimura","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003559"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2002.995700"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/2.675632"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1147\/rd.446.0851"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/2.675634"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/40.768504"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/40.768506"},{"journal-title":"Fujitsu Frontech Limited","article-title":"SPARC64 GP","year":"0","key":"ref3"},{"key":"ref6","article-title":"POWER4 System Microarchitecture","author":"tendler","year":"2001","journal-title":"Technical White Paper"},{"journal-title":"Sun Microsystems Inc","article-title":"UltraSPARC III Cu User's Manual","year":"2002","key":"ref5"},{"journal-title":"Fujitsu Technology Solutions Inc","article-title":"Millennium Family of Servers","year":"0","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/40.755465"},{"journal-title":"Fujitsu Frontech Limited","article-title":"FUJITSU\/HAL SPARC64-III User's Guide","year":"0","key":"ref2"},{"key":"ref1","article-title":"A 64-bit 4-Issue Out-or-Order Execution RISC Processor","author":"shen","year":"1995","journal-title":"Proceedings of the ISSCC"},{"article-title":"The SPARC Architecture Manual, Version 9","year":"1994","author":"weaver","key":"ref9"}],"event":{"name":"Ninth International Symposium on High-Performance Computer-Architecture. HPCA-9 2003","acronym":"HPCA-03","location":"Anaheim, CA, USA"},"container-title":["The Ninth International Symposium on High-Performance Computer Architecture, 2003. HPCA-9 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8433\/26557\/01183533.pdf?arnumber=1183533","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T23:23:48Z","timestamp":1489447428000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1183533\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/hpca.2003.1183533","relation":{},"subject":[]}}