{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,29]],"date-time":"2026-09-29T03:00:37Z","timestamp":1790650837062,"version":"4.1.0"},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1109\/hpca.2003.1183534","type":"proceedings-article","created":{"date-parts":[[2003,8,27]],"date-time":"2003-08-27T11:38:00Z","timestamp":1061984280000},"page":"153-164","source":"Crossref","is-referenced-by-count":16,"title":["Exploring the VLSI scalability of stream processors"],"prefix":"10.1109","author":[{"given":"B.","family":"Khailany","sequence":"first","affiliation":[{"name":"University of Stanford","place":["Stanford, CA, USA"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"W.J.","family":"Dally","sequence":"additional","affiliation":[{"name":"University of Stanford","place":["Stanford, CA, USA"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"S.","family":"Rixner","sequence":"additional","affiliation":[{"name":"University of Stanford","place":["Stanford, CA, USA"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"U.J.","family":"Kapasi","sequence":"additional","affiliation":[{"name":"University of Stanford","place":["Stanford, CA, USA"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"J.D.","family":"Owens","sequence":"additional","affiliation":[{"name":"University of Stanford","place":["Stanford, CA, USA"]}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"B.","family":"Towles","sequence":"additional","affiliation":[{"name":"University of Stanford","place":["Stanford, CA, USA"]}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","author":"kozyrakis","year":"2002","journal-title":"Scalable Vector Media-Processors for Embedded Systems"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2002.1176257"},{"key":"ref12","first-page":"161","article-title":"Smart Memories: a modular reconfigurable architecture","author":"mai","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref13","article-title":"Nvidia Corp","year":"0","journal-title":"Geforce4 TI 4600 Product Overview"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2002.1106785"},{"key":"ref15","article-title":"Rambus","volume":"3 6mb","year":"0","journal-title":"512\/576 Mb 1066 MHz RDRAM Datasheet DL-0117-030 version 0 3"},{"key":"ref16","author":"rixner","year":"2001","journal-title":"Stream Processor Architecture"},{"key":"ref17","first-page":"128","article-title":"Memory access scheduling","author":"rixner","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref18","first-page":"375","article-title":"Register organization for media processing","author":"rixner","year":"2000","journal-title":"Proceedings of the Sixth International Symposium on High Performance Computer Architecture"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"324","DOI":"10.1109\/ISSCC.2001.912658","article-title":"A 0.18m CMOS IA32 microprocessor with a 4GHz integer execution unit","author":"sager","year":"2001","journal-title":"2001 IEEE International Solid-State Circuits Conference Digest of Technical Papers"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9781139166980"},{"key":"ref3","first-page":"21","article-title":"A streaming multithreaded model","author":"caspi","year":"2001","journal-title":"Proc Third Workshop Media and Stream Processors"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.1996.517074"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/40.918001"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"159","DOI":"10.1145\/360128.360145","article-title":"Efficient conditional operations for data-Parallel architectures","author":"kapasi","year":"2000","journal-title":"Proceedings of the 33rd Annual IEEE\/ACM International Symposium on Microarchitecture"},{"key":"ref2","author":"asanovic","year":"1998","journal-title":"Vector Microprocessors"},{"key":"ref1","first-page":"248","article-title":"Clock rate versus IPC: the end of the road for conventional microarchitectures","author":"agarwal","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"338","DOI":"10.1109\/ISSCC.2002.993070","article-title":"Implementation of a third-Generation 1.1 GHz 64b microprocessor","author":"konstadinidis","year":"2002","journal-title":"2002 IEEE International Solid-State Circuits Conference Digest of Technical Papers"},{"key":"ref20","article-title":"Semiconductor Industry Association","year":"2001","journal-title":"The International Technology Roadmap for Semiconductors"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/2.485896"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/2.612254"}],"event":{"name":"Proceedings the Ninth International Symposium on High-Performance Computer-Architecture. HPCA-9 2003","location":"Anaheim, CA, USA","start":{"date-parts":[[2003,2,8]]},"end":{"date-parts":[[2003,2,12]]}},"container-title":["The Ninth International Symposium on High-Performance Computer Architecture, 2003. HPCA-9 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8433\/26557\/01183534.pdf?arnumber=1183534","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,9,29]],"date-time":"2026-09-29T02:41:40Z","timestamp":1790649700000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1183534\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/hpca.2003.1183534","relation":{},"subject":[],"published":{"date-parts":[[2003]]}}}