{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T10:04:45Z","timestamp":1742378685585},"reference-count":26,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/hpca.2003.1183537","type":"proceedings-article","created":{"date-parts":[[2003,8,27]],"date-time":"2003-08-27T11:38:00Z","timestamp":1061984280000},"page":"191-202","source":"Crossref","is-referenced-by-count":14,"title":["Tradeoffs in buffering memory state for thread-level speculation in multiprocessors"],"prefix":"10.1109","author":[{"given":"M.J.","family":"Garzaran","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Prvulovic","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.M.","family":"Llaberia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Vinals","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Rauchwerger","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Torrellas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1998.650559"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/SC.1998.10053"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291020"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/319838.319854"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/12.795218"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305214"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379264"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/207110.207148"},{"key":"ref18","article-title":"Low-Cost Thread-Level Data Dependence Speculation on Multiprocessors","author":"rundberg","year":"2000","journal-title":"Proc Workshop Multithreaded Execution Architecture and Compilation"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/12.4607"},{"key":"ref4","first-page":"13","article-title":"Architectural support for scalable speculative parallelization in shared-memory multiprocessors","author":"cintra","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/2.546612"},{"key":"ref6","doi-asserted-by":"crossref","DOI":"10.1109\/ICPP.2001.952065","article-title":"Hardware Support for Extracting Coarse-grain Speculative Parallelism in Distributed Shared-Memory Multiprocesors","author":"figueiredo","year":"2001","journal-title":"Proc Intl Conf on Parallel Processing"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/71.655238"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/12.509907"},{"key":"ref7","article-title":"A Software Framework for Supporting General Purpose Applications on Raw Computation Fabrics","author":"frank","year":"2001","journal-title":"Tech Rep MIT\/LCS Technical Memo MIT-LCS-TM-619"},{"year":"1994","author":"barnes","key":"ref2"},{"key":"ref9","article-title":"Software Logging under Speculative Parallelization","author":"garzar\u00e1n","year":"2001","journal-title":"Workshop on Memory Performance Issues in conjunction with ISCA-28"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1998.742784"},{"key":"ref20","first-page":"414","article-title":"Multiscalar processors","author":"sohi","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"ref22","article-title":"Architectural Support for Thread-Level Data Speculation","author":"steffan","year":"1997","journal-title":"Tech Rep CMU-CS-97-188"},{"key":"ref21","first-page":"1","article-title":"A scalable approach to thread-level speculation","author":"steffan","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/12.795219"},{"key":"ref23","article-title":"MAJC: Microprocessor Architecture for Java Computing","author":"tremblay","year":"1999","journal-title":"Hot Chips"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1999.744351"},{"article-title":"Hardware for Speculative Run-Time Parallelization in DSM Multiprocessors","year":"1999","author":"zhang","key":"ref25"}],"event":{"name":"Ninth International Symposium on High-Performance Computer-Architecture. HPCA-9 2003","acronym":"HPCA-03","location":"Anaheim, CA, USA"},"container-title":["The Ninth International Symposium on High-Performance Computer Architecture, 2003. HPCA-9 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8433\/26557\/01183537.pdf?arnumber=1183537","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T20:09:00Z","timestamp":1497557340000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1183537\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/hpca.2003.1183537","relation":{},"subject":[]}}