{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,17]],"date-time":"2025-12-17T08:34:11Z","timestamp":1765960451667},"reference-count":33,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/hpca.2003.1183546","type":"proceedings-article","created":{"date-parts":[[2003,8,27]],"date-time":"2003-08-27T11:38:00Z","timestamp":1061984280000},"page":"281-291","source":"Crossref","is-referenced-by-count":74,"title":["A statistically rigorous approach for improving simulation methodology"],"prefix":"10.1109","author":[{"given":"J.J.","family":"Yi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.J.","family":"Lilja","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.M.","family":"Hawkins","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","article-title":"A Statistically Rigorous Approach for Improving Simulation Methodology","author":"yi","year":"2002","journal-title":"ARCTiC Technical Report 02-07"},{"key":"ref32","article-title":"Effects of Processor Parameter Selection on Simulation Results","author":"yi","year":"2002","journal-title":"MSI Report 2002\/146"},{"key":"ref31","doi-asserted-by":"crossref","DOI":"10.1007\/3-540-45706-2_65","article-title":"Increasing Instruction-Level Parallelism with Instruction Precomputation","author":"yi","year":"2002"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/40.491460"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/SIMSYM.2001.922117"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/40.768506"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1998.727028"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/40.755465"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2002.8"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/40.592310"},{"key":"ref16","article-title":"The Alpha 21264: A 500 MHz Out-Of-Order Execution Microprocessor","author":"leiholz","year":"1997","journal-title":"Int Conf Comput Des"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511612398"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1998.727030"},{"article-title":"Design and Analysis of Experiments","year":"1991","author":"montgomery","key":"ref19"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/MM.1994.363071"},{"key":"ref4","article-title":"Precise and Accurate Processor Simulation","author":"cain","year":"2002","journal-title":"Workshop On Computer Architecture Evaluation using Commercial Workloads"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604688"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/40.372349"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/40.491461"},{"key":"ref5","article-title":"Measuring Experimental Error in Microprocessor Simulation","author":"desikan","year":"2001","journal-title":"International Symposium on Computer Architecture"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379000"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2002.1106006"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/2.675637"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/2.402073"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CMPCON.1997.584665"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1997.569691"},{"key":"ref22","first-page":"71","article-title":"HLS: combining statistical and symbolic simulation to guide microprocessor designs","author":"oskin","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/40.671399"},{"article-title":"Processor Architecture: From Dataflow to Superscalar and Beyond","year":"1999","author":"silc","key":"ref24"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.2307\/2332195"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/12.811115"},{"article-title":"Advanced Computer Architectures, A Design Space Approach","year":"1997","author":"sima","key":"ref25"}],"event":{"name":"Ninth International Symposium on High-Performance Computer-Architecture. HPCA-9 2003","acronym":"HPCA-03","location":"Anaheim, CA, USA"},"container-title":["The Ninth International Symposium on High-Performance Computer Architecture, 2003. HPCA-9 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8433\/26557\/01183546.pdf?arnumber=1183546","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T20:09:00Z","timestamp":1497557340000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1183546\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":33,"URL":"https:\/\/doi.org\/10.1109\/hpca.2003.1183546","relation":{},"subject":[]}}