{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,25]],"date-time":"2026-06-25T09:06:41Z","timestamp":1782378401185,"version":"3.54.5"},"reference-count":16,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/hpca.2003.1183548","type":"proceedings-article","created":{"date-parts":[[2003,8,27]],"date-time":"2003-08-27T15:38:00Z","timestamp":1061998680000},"page":"307-316","source":"Crossref","is-referenced-by-count":17,"title":["Just say no: benefits of early cache miss determination"],"prefix":"10.1109","author":[{"given":"G.","family":"Memik","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"G.","family":"Reinman","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"W.H.","family":"Mangione-Smith","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","article-title":"About Effective Cache Miss Penalty on Out-Of-Order Superscalar Processors","author":"seznec","year":"1995","journal-title":"Technical report IRISA-970"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2001.953283"},{"key":"ref12","article-title":"SimpleScalar LLC. SimpleScalar Home Page","year":"0"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/106972.106980"},{"key":"ref14","article-title":"Standard Performance Evaluation Corporation","volume":"2","year":"0","journal-title":"SPEC CPU2000"},{"key":"ref15","year":"0","journal-title":"Synopsys Inc Synopsys Design Compiler - Overview"},{"key":"ref16","article-title":"An enhanced access and cycle time model for on-chip caches","author":"wilton","year":"1995"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1995.386553"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1994.288148"},{"key":"ref6","article-title":"Intel, Inc. Intel Itanium 2 Processor at 1.0 GHz and 900 MHz Datasheet","year":"2002","journal-title":"Intel Document Number 250945-001"},{"key":"ref5","author":"hennessy","year":"1990","journal-title":"Computer Architecture A Quantitative Approach"},{"key":"ref8","doi-asserted-by":"crossref","DOI":"10.1109\/HPCA.2001.903254","article-title":"JETTY: Snoop filtering for reduced power in SMP servers","author":"moshovos","year":"2001","journal-title":"Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA)"},{"key":"ref7","article-title":"Lock-up Free Instruction Fetch\/Prefetch Cache Organization","author":"kroft","year":"1981","journal-title":"Proceedings of International Symposium on Computer Architecture"},{"key":"ref2","article-title":"Predictive Sequential Associative Caches","author":"calder","year":"1995","journal-title":"Proc Second IEEE Symp High-Performance Computer Architecture"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2001.953287"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991105"}],"event":{"name":"Ninth International Symposium on High-Performance Computer-Architecture. HPCA-9 2003","location":"Anaheim, CA, USA","acronym":"HPCA-03"},"container-title":["The Ninth International Symposium on High-Performance Computer Architecture, 2003. HPCA-9 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8433\/26557\/01183548.pdf?arnumber=1183548","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T00:09:00Z","timestamp":1497571740000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1183548\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/hpca.2003.1183548","relation":{},"subject":[]}}