{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T09:57:18Z","timestamp":1742378238673},"reference-count":21,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/hpca.2003.1183551","type":"proceedings-article","created":{"date-parts":[[2003,8,27]],"date-time":"2003-08-27T11:38:00Z","timestamp":1061984280000},"source":"Crossref","is-referenced-by-count":39,"title":["Scalar operand networks: on-chip interconnect for ILP in partitioned architectures"],"prefix":"10.1109","author":[{"given":"M.","family":"Bedford Taylor","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"W.","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Amarasinghe","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Agarwal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/CMPCMM.1993.659094"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2002.1105970"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291018"},{"key":"ref13","article-title":"Smart Memories: A Modular Reconfigurable Architecture","author":"mal","year":"2000","journal-title":"International Symposium on Computer Architecture"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2002.992252"},{"key":"ref15","article-title":"A Design Space Evaluation of Grid Processor Architectures","author":"nagarajan","year":"2001","journal-title":"International Symposium on Microarchitecture"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604689"},{"key":"ref17","year":"2002"},{"key":"ref18","first-page":"414","article-title":"Multiscalar processors","author":"sohi","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"ref19","article-title":"The Raw Processor Specification","author":"taylor","year":"0"},{"key":"ref4","article-title":"Maps: A Compiler-Managed Memory System for Raw Machines","author":"barua","year":"0","journal-title":"International Symposium on Computer Architecture (1999)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1997.624613"},{"key":"ref6","author":"gross","year":"1998","journal-title":"iWarp Anatomy of a Parallel Computing System"},{"key":"ref5","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-1995-5","author":"dally","year":"1987","journal-title":"VLSI architecture for concurrent data structures"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1995.476840"},{"key":"ref7","article-title":"Digital 21264 Sets New Standard","author":"gwennap","year":"1996","journal-title":"Microprocessor Report"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1142\/S0129053393000074"},{"key":"ref1","first-page":"248","article-title":"Clock rate versus IPC: the end of the road for conventional microarchitectures","author":"agarwal","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref9","article-title":"An Instruction set Architecture and Microarchitecture for Instruction Level Distributed Processing","author":"kim","year":"0","journal-title":"International Symposium on Computer Architecture (2002)"},{"key":"ref20","article-title":"How to Build Scalable On-Chip ILP Networks for a Decentralized Architecture","author":"taylor","year":"2000","journal-title":"Technical Report 628"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.997877"}],"event":{"name":"Ninth International Symposium on High-Performance Computer-Architecture. HPCA-9 2003","location":"Anaheim, CA, USA","acronym":"HPCA-03"},"container-title":["The Ninth International Symposium on High-Performance Computer Architecture, 2003. HPCA-9 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8433\/26557\/01183551.pdf?arnumber=1183551","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T20:09:00Z","timestamp":1497557340000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1183551\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/hpca.2003.1183551","relation":{},"subject":[]}}