{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,13]],"date-time":"2026-03-13T13:39:12Z","timestamp":1773409152434,"version":"3.50.1"},"reference-count":32,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/hpca.2006.1598108","type":"proceedings-article","created":{"date-parts":[[2006,3,21]],"date-time":"2006-03-21T17:46:16Z","timestamp":1142963176000},"page":"3-14","source":"Crossref","is-referenced-by-count":110,"title":["BulletProof: A Defect~Tolerant CMP Switch Architecture"],"prefix":"10.1109","author":[{"given":"K.","family":"Constantinides","sequence":"first","affiliation":[]},{"given":"S.","family":"Plaza","sequence":"additional","affiliation":[]},{"given":"J.","family":"Blome","sequence":"additional","affiliation":[]},{"family":"Bin Zhang","sequence":"additional","affiliation":[]},{"given":"V.","family":"Bertacco","sequence":"additional","affiliation":[]},{"given":"S.","family":"Mahlke","sequence":"additional","affiliation":[]},{"given":"T.","family":"Austin","sequence":"additional","affiliation":[]},{"given":"M.","family":"Orshansky","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","author":"peh","year":"2001","journal-title":"Flow Control and Micro-Architectural Mechanisms for Extending the Performance of Interconnection Networks"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253181"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/2.544235"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1997.597203"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.37"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.1999.787140"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012600"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159753"},{"key":"12","year":"0"},{"key":"21","article-title":"Dependable adaptive computing systems","author":"saxena","year":"1998","journal-title":"Proc IEEE Conf Systems Man and Cybernetics"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2003.1231840"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2003.1240944"},{"key":"23","article-title":"Reliable computer systems: Design and evaluation","author":"siewiorek","year":"1998","journal-title":"AK Peters Ltd Publisher"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.72"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1998.689495"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2004.1311888"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1147\/rd.462.0265"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012706"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2004.1311877"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1270827"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1016\/0167-9260(95)00008-4"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1016\/S0038-1101(02)00151-X"},{"key":"1","doi-asserted-by":"crossref","first-page":"575","DOI":"10.1023\/A:1008302118244","article-title":"Logic design validation via simulation and automatic test pattern generation","volume":"16","author":"al-asaad","year":"2000","journal-title":"J Electron Test"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2001.941425"},{"key":"7","article-title":"Assessing SEU vulnerability via circuit-level timing analysis","author":"constantinides","year":"2005","journal-title":"Proceedings of the 2nd Workshop on Architectural Reliability (WAR)"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2004.1311876"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1147\/rd.401.0019"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996588"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310780"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639665"},{"key":"9","doi-asserted-by":"crossref","DOI":"10.1007\/3-540-58429-3_41","article-title":"The reliable router: A reliable and high-performance communication substrate for parallel computers","author":"dally","year":"1994","journal-title":"Proc International Workshop on Parallel Computer Routing and Communication (PCRCW)"},{"key":"8","article-title":"Failure mechanisms and models for semiconductor devices","author":"council","year":"2002","journal-title":"JEDEC Publication JEP122C"}],"event":{"name":"The Twelfth International Symposium on High-Performance Computer Architecture, 2006.","location":"Austin, Texas"},"container-title":["The Twelfth International Symposium on High-Performance Computer Architecture, 2006."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10647\/33614\/01598108.pdf?arnumber=1598108","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T23:59:23Z","timestamp":1497657563000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1598108\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/hpca.2006.1598108","relation":{},"subject":[]}}