{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:08:49Z","timestamp":1763467729744,"version":"3.28.0"},"reference-count":26,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/hpca.2006.1598109","type":"proceedings-article","created":{"date-parts":[[2006,3,21]],"date-time":"2006-03-21T17:46:16Z","timestamp":1142963176000},"page":"15-26","source":"Crossref","is-referenced-by-count":88,"title":["CMP Design Space Exploration Subject to Physical Constraints"],"prefix":"10.1109","author":[{"given":"Y.","family":"Liy","sequence":"first","affiliation":[]},{"given":"B.","family":"Leez","sequence":"additional","affiliation":[]},{"given":"D.","family":"Brooksz","sequence":"additional","affiliation":[]},{"given":"Z.","family":"Huyy","sequence":"additional","affiliation":[]},{"given":"K.","family":"Skadron","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/40.768496"},{"key":"17","first-page":"124","article-title":"Power-performance implications of thread-level parallelism on chip multiprocessors","author":"li","year":"2005","journal-title":"Proc of the 2005 Int'l Symp on Performance Analysis of Systems and Software"},{"key":"18","article-title":"Performance, energy and thermal, considerations for SMT and CMP architectures: Extended discussion and results","volume":"cs 2004 32","author":"li","year":"2004","journal-title":"Technical Report"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1147\/rd.446.0851"},{"key":"16","article-title":"Effects of pipeline complexity on SMT\/CMP power-performance efficiency","author":"lee","year":"2005","journal-title":"Proc of the Workshop on Complexity Effective Design"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/359007.359012"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.34"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310786"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.35"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1145\/980152.980157"},{"key":"20","article-title":"Microarchitectural techniques to reduce interconnect power in clustered processors","author":"ramani","year":"2004","journal-title":"Proc of the Workshop on Complexity Effective Design"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003559"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/HICSS.1995.375394"},{"journal-title":"CMOS VLSI design A circuit and systems perspective","year":"2005","author":"weste","key":"24"},{"journal-title":"Inherently Lower-Power High-Performance Superscalar Architectures","year":"2000","author":"zyuban","key":"25"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.46"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2004.1347897"},{"key":"2","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"10","article-title":"Exploring the design space of future CMPs","author":"huh","year":"2001","journal-title":"Proc 11th Int l Conf Parallel Architectures and Compilation Techniques"},{"key":"1","doi-asserted-by":"crossref","DOI":"10.1147\/rd.475.0653","article-title":"Microarchitecture-level power-performance analysis: The powertimer approach","volume":"47","author":"brooks","year":"2003","journal-title":"IBM J Research and Development"},{"key":"7","article-title":"Simpoint 3.0: Faster and more flexible program analysis","author":"hamerly","year":"2005","journal-title":"Proc of the Wkshp on Modeling Benchmarking and Simulation"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2005.1430566"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2003.1240600"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.49"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003558"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003557"}],"event":{"name":"The Twelfth International Symposium on High-Performance Computer Architecture, 2006.","location":"Austin, Texas"},"container-title":["The Twelfth International Symposium on High-Performance Computer Architecture, 2006."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10647\/33614\/01598109.pdf?arnumber=1598109","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T23:59:23Z","timestamp":1497657563000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1598109\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/hpca.2006.1598109","relation":{},"subject":[]}}