{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,24]],"date-time":"2025-03-24T06:48:45Z","timestamp":1742798925200,"version":"3.28.0"},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/hpca.2006.1598110","type":"proceedings-article","created":{"date-parts":[[2006,3,21]],"date-time":"2006-03-21T22:46:16Z","timestamp":1142981176000},"page":"27-38","source":"Crossref","is-referenced-by-count":37,"title":["Exploiting Parallelism and Structure to Accelerate the Simulation of Chip Multi-processors"],"prefix":"10.1109","author":[{"given":"D.A.","family":"Penry","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Fay","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Hodgdon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Wells","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Schelle","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.I.","family":"August","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Connors","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2002.1176256"},{"journal-title":"LU decomposition on a multiprocessing system with communication delay","year":"1984","author":"yu","key":"22"},{"key":"17","doi-asserted-by":"crossref","first-page":"100","DOI":"10.1145\/611817.611833","article-title":"High-level modeling and FPGA prototyping of microprocessors","author":"ray","year":"2003","journal-title":"FPGA '03 Proceedings of the 2003 ACM\/SIGDA Eleventh International Symposium on Field Programmable Gate Arrays"},{"journal-title":"Embedded Multiprocessors Scheduling and Synchronization","year":"2000","author":"sriram","key":"18"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/775832.776065"},{"key":"16","article-title":"Rapid development of a flexible validated processor model","author":"penry","year":"2005","journal-title":"Proceedings of the ISCA Workshop on Modeling Benchmarking and Simulation (MoBS) 2005"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996655"},{"year":"0","key":"14"},{"key":"11","doi-asserted-by":"crossref","first-page":"13","DOI":"10.1145\/217474.217483","article-title":"UltraSPARC-I emulation","author":"gateley","year":"1995","journal-title":"Proceedings of the 32nd Annual Design Automation Conference (DAC)"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/4434.895100"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/71.308533"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/643114.643116"},{"key":"20","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/ISCA.1995.524546","article-title":"The SPLASH-2 programs: characterization and methodological considerations","author":"woo","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"2","first-page":"155","article-title":"Ptolemy: A framework for simulating and prototyping heterogeneous systems","volume":"4","author":"buck","year":"1994","journal-title":"Int J Computer Simulation"},{"key":"1","article-title":"Simulating a chip multiprocessor with a symmetric multiprocessor","author":"barr","year":"2005","journal-title":"Boston Area Architecture Workshop"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/240518.240578"},{"journal-title":"The specification and execution of heterogeneous synchronous reactive systems","year":"1997","author":"edwards","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1999.744317"},{"key":"5","article-title":"A flexible architecture for simulation and testing (FAST) multiprocessors systems","author":"davis","year":"2005","journal-title":"Workshop on Architecture Research using FPGA Platforms"},{"key":"4","article-title":"FAST: FPGA-based acceleration of simulator timing models","author":"chiou","year":"2005","journal-title":"Workshop on Architecture Research using FPGA Platforms"},{"key":"9","first-page":"1003","article-title":"Parallel and distributed simulation of discrete event system","author":"ferscha","year":"1996","journal-title":"Parallel and Distributed Computing Handbook"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/2.982918"}],"event":{"name":"The Twelfth International Symposium on High-Performance Computer Architecture, 2006.","location":"Austin, Texas"},"container-title":["The Twelfth International Symposium on High-Performance Computer Architecture, 2006."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10647\/33614\/01598110.pdf?arnumber=1598110","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,6]],"date-time":"2023-05-06T20:49:56Z","timestamp":1683406196000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1598110\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/hpca.2006.1598110","relation":{},"subject":[]}}