{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T10:35:26Z","timestamp":1742380526862},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/hpca.2006.1598112","type":"proceedings-article","created":{"date-parts":[[2006,3,21]],"date-time":"2006-03-21T17:46:16Z","timestamp":1142963176000},"source":"Crossref","is-referenced-by-count":21,"title":["A Decoupled KILO-Instruction Processor"],"prefix":"10.1109","author":[{"given":"M.","family":"Pericas","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Cristal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Gonzalez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.A.","family":"Jimenez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Valero","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","article-title":"Ephemeral registers with multicheckpointing","author":"cristal","year":"2003","journal-title":"Tech Rep"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903263"},{"key":"15","doi-asserted-by":"crossref","DOI":"10.1145\/1067649.801719","article-title":"Decoupled state\/access computer architectures","author":"smith","year":"1982","journal-title":"Proc 1st Annu Symp Comput Architecture"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253244"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253245"},{"key":"11","first-page":"18","article-title":"Checkpoint repair for out-of-order execution machines","author":"mei","year":"1987","journal-title":"Proc 15th Int l Symp Computer Architecture"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253246"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1999.765950"},{"key":"20","article-title":"Assisted execution","author":"song","year":"1998","journal-title":"Tech Rep"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903250"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1145\/263580.263597"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183532"},{"key":"25","article-title":"Large virtual RGBs by processor checkpointing","author":"cristal","year":"2002","journal-title":"Tech Rep"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1145\/1044823.1044825"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2002.1176234"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/HIPC.1997.634516"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1993.282742"},{"key":"3","article-title":"A day in the life of a data cache miss","author":"karkhanis","year":"2002","journal-title":"Workshop Memory Performance Issues"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.53"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2000.824366"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/40.491460"},{"key":"6","doi-asserted-by":"crossref","DOI":"10.1109\/ISCA.2002.1003562","article-title":"A large, fast instruction window for tolerating cache misses","author":"lebeck","year":"2002","journal-title":"Proc of the 29th Intl Symp on Computer Architecture"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.71"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1998.742777"},{"key":"9","doi-asserted-by":"crossref","DOI":"10.1145\/1024295.1024296","article-title":"Out-of-order commit processors","author":"cristal","year":"2004","journal-title":"Proc of the 10th Intl Symp on High-performance Computer Architecture"},{"key":"8","first-page":"34","article-title":"Implementation of precise interrupts in pipelined proccessors","author":"smith","year":"1985","journal-title":"Proc Int Symp Computer Architecture"}],"event":{"name":"The Twelfth International Symposium on High-Performance Computer Architecture, 2006.","location":"Austin, Texas"},"container-title":["The Twelfth International Symposium on High-Performance Computer Architecture, 2006."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10647\/33614\/01598112.pdf?arnumber=1598112","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T23:59:23Z","timestamp":1497657563000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1598112\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/hpca.2006.1598112","relation":{},"subject":[]}}