{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,18]],"date-time":"2026-08-18T00:15:24Z","timestamp":1787012124008,"version":"build-2736575974"},"reference-count":28,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/hpca.2006.1598113","type":"proceedings-article","created":{"date-parts":[[2006,3,21]],"date-time":"2006-03-21T17:46:16Z","timestamp":1142963176000},"page":"64-75","source":"Crossref","is-referenced-by-count":13,"title":["Store Vectors for Scalable Memory Dependence Prediction and Scheduling"],"prefix":"10.1109","author":[{"given":"S.","family":"Subramaniam","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"G.H.","family":"Loh","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"19","author":"moshovos","year":"1998","journal-title":"Memory dependence prediction"},{"key":"17","author":"mcfarling","year":"1993","journal-title":"Combining Branch Predictors"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903249"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003562"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645830"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/40.755465"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2001.990668"},{"key":"11","first-page":"83","article-title":"MiBench: A free, commerically representative embedded benchmark suite","author":"guthaus","year":"2001","journal-title":"Proc IEEE Workshop Workload Characterization"},{"key":"12","article-title":"The microarchitecture of the pentium 4 processor","volume":"q1","author":"hinton","year":"2001","journal-title":"Intel Technology Journal"},{"key":"21","author":"palacharla","year":"1998","journal-title":"Complexity-Effective Superscalar Processors"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604684"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/2.612249"},{"key":"23","first-page":"244","article-title":"Picking statistically valid and early simulation points","author":"perelman","year":"2004","journal-title":"Proceedings of the 2003 International Conference on Parallel Architectures and Compilation Techniques"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859667"},{"key":"25","doi-asserted-by":"crossref","first-page":"414","DOI":"10.1145\/223982.224451","article-title":"Multiscalar processors","author":"sohi","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024407"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253203"},{"key":"28","first-page":"172","article-title":"Understanding the backward slices of performance degrading instructions","author":"zilles","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/178243.178446"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991121"},{"key":"1","doi-asserted-by":"crossref","first-page":"423","DOI":"10.1109\/MICRO.2003.1253246","article-title":"Checkpoint processing and recovery: Towards scalable large instruction window processors","author":"akkary","year":"2003","journal-title":"Proceedings of the 36th International Symposium on Microarchitecture"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/1044823.1044825"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1998.694770"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991119"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2002.1176236"},{"key":"9","article-title":"MLP yes! ILP no! Memory level parallelism, or, why i no longer worry about IPC","author":"glew","year":"1997","journal-title":"Proceedings of the ASPLOS Wild and Crazy Ideas Session"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.46"}],"event":{"name":"The Twelfth International Symposium on High-Performance Computer Architecture, 2006.","location":"Austin, Texas"},"container-title":["The Twelfth International Symposium on High-Performance Computer Architecture, 2006."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10647\/33614\/01598113.pdf?arnumber=1598113","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,6]],"date-time":"2023-05-06T16:49:57Z","timestamp":1683391797000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1598113\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/hpca.2006.1598113","relation":{},"subject":[]}}