{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,14]],"date-time":"2026-03-14T21:28:52Z","timestamp":1773523732032,"version":"3.50.1"},"reference-count":0,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/hpca.2006.1598117","type":"proceedings-article","created":{"date-parts":[[2006,3,21]],"date-time":"2006-03-21T17:46:16Z","timestamp":1142963176000},"page":"109-109","source":"Crossref","is-referenced-by-count":4,"title":["Chip-multiprocessing and Beyond"],"prefix":"10.1109","author":[{"given":"P.","family":"Stenstrom","sequence":"first","affiliation":[]}],"member":"263","event":{"name":"The Twelfth International Symposium on High-Performance Computer Architecture, 2006.","location":"Austin, Texas"},"container-title":["The Twelfth International Symposium on High-Performance Computer Architecture, 2006."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10647\/33614\/01598117.pdf?arnumber=1598117","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T12:12:30Z","timestamp":1489493550000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1598117\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":0,"URL":"https:\/\/doi.org\/10.1109\/hpca.2006.1598117","relation":{},"subject":[]}}