{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,2]],"date-time":"2025-07-02T12:45:49Z","timestamp":1751460349793,"version":"3.28.0"},"reference-count":34,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/hpca.2006.1598134","type":"proceedings-article","created":{"date-parts":[[2006,3,21]],"date-time":"2006-03-21T22:46:16Z","timestamp":1142981176000},"page":"258-269","source":"Crossref","is-referenced-by-count":341,"title":["LogTM: Log-based Transactional Memory"],"prefix":"10.1109","author":[{"given":"K.E.","family":"Moore","sequence":"first","affiliation":[]},{"given":"J.","family":"Bobba","sequence":"additional","affiliation":[]},{"given":"M.J.","family":"Moravan","sequence":"additional","affiliation":[]},{"given":"M.D.","family":"Hill","sequence":"additional","affiliation":[]},{"given":"D.A.","family":"Wood","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"crossref","DOI":"10.1145\/1105734.1105747","article-title":"Multifacet's General Execution-driven Multiprocessor Simulator (GEMS) toolset","author":"martin","year":"2005","journal-title":"Computer Architecture News"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"18","article-title":"Adaptive software transactional memory","volume":"868","author":"marathe","year":"2005","journal-title":"Technical Report"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1998.650556"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/319838.319854"},{"key":"34","doi-asserted-by":"crossref","DOI":"10.1109\/HPCA.1999.744351","article-title":"Hardware for speculative parallelization of partially-parallel loops in DSM multiprocessors","author":"zhang","year":"1999","journal-title":"Proc Fifth Ann Symp High Performance Computer Architecture"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/319566.319567"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/872035.872048"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1993.698569"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310767"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/949305.949340"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1145\/103727.103729"},{"key":"20","doi-asserted-by":"crossref","first-page":"18","DOI":"10.1145\/605397.605400","article-title":"Speculative synchronization: Applying thread-level speculation to explicitly parallel applications","author":"marti?nez","year":"2002","journal-title":"Tenth international conference on architectural support for programming languages and operating systems on Proceedings of the 10"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379264"},{"key":"23","article-title":"Speculative lock elision: Enabling highly concurrent multithreaded execution","author":"rajwar","year":"2001","journal-title":"Proc of the 34th Annual IEEE\/ACM Intl Symp on Microarchitecture"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1145\/605398.605399"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.54"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1145\/1073814.1073861"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1145\/224964.224987"},{"key":"28","doi-asserted-by":"crossref","first-page":"414","DOI":"10.1145\/223982.224451","article-title":"Multiscalar processors","author":"sohi","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1998.650541"},{"key":"3","article-title":"Deconstructing transactional semantics: The subtleties of atomicity","author":"blundell","year":"2005","journal-title":"Workshop on Duplicating Deconstructing and Debunking"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.41"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291020"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1998.742784"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/88.260295"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2003.1238013"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/360363.360369"},{"key":"32","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/ISCA.1995.524546","article-title":"The SPLASH-2 programs: characterization and methodological considerations","author":"woo","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"journal-title":"Parallel Computer Architecture A Hardware\/Software Approach","year":"1999","author":"culler","key":"5"},{"journal-title":"Wisconsin Multifacet GEMS","year":"0","key":"31"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/35037.42270"},{"key":"9","article-title":"Granularity of locks and degrees of consistency in a shared database","author":"gray","year":"1975","journal-title":"Modeling in Data Base Management Systems Elsevier North Holland New York"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1998.650559"}],"event":{"name":"The Twelfth International Symposium on High-Performance Computer Architecture, 2006.","location":"Austin, Texas"},"container-title":["The Twelfth International Symposium on High-Performance Computer Architecture, 2006."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10647\/33614\/01598134.pdf?arnumber=1598134","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,6]],"date-time":"2023-05-06T20:50:00Z","timestamp":1683406200000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1598134\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":34,"URL":"https:\/\/doi.org\/10.1109\/hpca.2006.1598134","relation":{},"subject":[]}}