{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T15:34:19Z","timestamp":1742398459672,"version":"3.28.0"},"reference-count":30,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/hpca.2006.1598136","type":"proceedings-article","created":{"date-parts":[[2006,3,21]],"date-time":"2006-03-21T22:46:16Z","timestamp":1142981176000},"page":"283-292","source":"Crossref","is-referenced-by-count":2,"title":["Speculative Synchronization and Thread Management for Fine Granularity Threads"],"prefix":"10.1109","author":[{"given":"A.","family":"Gontmakher","sequence":"first","affiliation":[]},{"given":"A.","family":"Mendelson","sequence":"additional","affiliation":[]},{"given":"A.","family":"Schuster","sequence":"additional","affiliation":[]},{"given":"G.","family":"Shklover","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/377792.377863"},{"key":"17","doi-asserted-by":"crossref","first-page":"18","DOI":"10.1145\/605397.605400","article-title":"Speculative synchronization: Applying thread-level speculation to explicitly parallel applications","author":"martinez","year":"2002","journal-title":"Proceedings of the 10th International Conference on Architectural Support for Programming Languages and Operating Systems"},{"key":"18","first-page":"215","article-title":"Virtual time and global states of distributed systems","author":"mattern","year":"1989","journal-title":"Proceedings of the International Workshop on Parallel and Distributed Algorithms"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645830"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2007.70797"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/996841.996851"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/359545.359563"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/SFCS.1987.10"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-27776-7_40"},{"key":"21","doi-asserted-by":"crossref","first-page":"294","DOI":"10.1109\/MICRO.2001.991127","article-title":"Speculative lock elision: Enabling highly concurrent multithreaded execution","author":"rajwar","year":"2001","journal-title":"Proceedings of the 34th Annual ACM\/IEEE International Symposium on Microarchitecture"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859624"},{"key":"22","doi-asserted-by":"crossref","first-page":"4","DOI":"10.1109\/MICRO.1999.809438","article-title":"Control independence in trace processors","author":"rotenberg","year":"1999","journal-title":"Proc 31st Ann ACM\/IEEE Int l Symp Microarchitecture"},{"key":"23","doi-asserted-by":"crossref","first-page":"223","DOI":"10.1145\/360128.360151","article-title":"Register integration: A simple and effi cient implementation of squash reuse","author":"roth","year":"2000","journal-title":"Proceedings of the 33rd annual ACM\/IEEE international symposium on Microarchitecture"},{"key":"24","doi-asserted-by":"crossref","first-page":"414","DOI":"10.1145\/223982.224451","article-title":"Multiscalar processors","author":"sohi","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/2.917542"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003576"},{"key":"27","first-page":"1","article-title":"A scalable approach to thread-level speculation","author":"steffan","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1145\/859716.859720"},{"key":"29","doi-asserted-by":"crossref","first-page":"392","DOI":"10.1109\/ISCA.1995.524578","article-title":"Simultaneous multithreading: Maximizing on-chip parallelism","author":"tullsen","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"3","article-title":"Evaluating future microprocessors: The SimpleScalar tool set","volume":"cs tr 1996 1308","author":"burger","year":"1996","journal-title":"Technical Report"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1998.742784"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/277830.277907"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/71.242161"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1999.744326"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/505241.505246"},{"key":"6","article-title":"Inthreads - A new computational model to enhance ILP of sequential programs","volume":"cs 2005 16","author":"gontmakher","year":"2005","journal-title":"Technical Report"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/73007.73051"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024408"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1993.698569"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/2.869367"}],"event":{"name":"The Twelfth International Symposium on High-Performance Computer Architecture, 2006.","location":"Austin, Texas"},"container-title":["The Twelfth International Symposium on High-Performance Computer Architecture, 2006."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/10647\/33614\/01598136.pdf?arnumber=1598136","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,6]],"date-time":"2023-05-06T20:49:59Z","timestamp":1683406199000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1598136\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/hpca.2006.1598136","relation":{},"subject":[]}}