{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,25]],"date-time":"2026-03-25T14:37:19Z","timestamp":1774449439012,"version":"3.50.1"},"reference-count":35,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,2]]},"DOI":"10.1109\/hpca.2008.4658640","type":"proceedings-article","created":{"date-parts":[[2008,10,28]],"date-time":"2008-10-28T11:23:13Z","timestamp":1225192993000},"page":"203-214","source":"Crossref","is-referenced-by-count":232,"title":["Regional congestion awareness for load balance in networks-on-chip"],"prefix":"10.1109","author":[{"given":"Paul","family":"Gratz","sequence":"first","affiliation":[]},{"given":"Boris","family":"Grot","sequence":"additional","affiliation":[]},{"given":"Stephen W.","family":"Keckler","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310774"},{"key":"35","doi-asserted-by":"publisher","DOI":"10.1109\/2.612254"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.18"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/40.988687"},{"key":"33","year":"0"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.23"},{"key":"34","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373606"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065726"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/185675.185682"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2006.4380859"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305195"},{"key":"12","first-page":"141","article-title":"scalable pipelined interconnect for distributed endpoint routing: the sgi spider chip","author":"galles","year":"1996","journal-title":"HOT Interconnects IV"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147123"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1145\/215399.215455"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903268"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859896"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.19"},{"key":"25","first-page":"147","article-title":"the cray t3e network: adaptive routing in a high performance 3d torus","author":"scott","year":"1996","journal-title":"HOT Interconnects IV"},{"key":"26","doi-asserted-by":"crossref","first-page":"432","DOI":"10.1145\/1080695.1070006","article-title":"near-optimal worst-case throughput routing for two-dimensional mesh networks","author":"seo","year":"2005","journal-title":"Int Symp Comput Architect"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2003.1207000"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2004.8"},{"key":"29","year":"0"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/1183401.1183430"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/12.35831"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/263580.263616"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.492.0265"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183551"},{"key":"7","author":"dieker","year":"2002","journal-title":"Simulation of Fractional Brownian Motion"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2003.1207000"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/71.219761"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903256"},{"key":"4","year":"0"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.1"},{"key":"8","year":"0"}],"event":{"name":"2008 IEEE 14th International Symposium on High Performance Computer Architecture (HPCA)","location":"Salt Lake City, UT, USA","start":{"date-parts":[[2008,2,16]]},"end":{"date-parts":[[2008,2,20]]}},"container-title":["2008 IEEE 14th International Symposium on High Performance Computer Architecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4653641\/4658618\/04658640.pdf?arnumber=4658640","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T08:56:21Z","timestamp":1497776181000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4658640\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,2]]},"references-count":35,"URL":"https:\/\/doi.org\/10.1109\/hpca.2008.4658640","relation":{},"ISSN":["1530-0897"],"issn-type":[{"value":"1530-0897","type":"print"}],"subject":[],"published":{"date-parts":[[2008,2]]}}}