{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,20]],"date-time":"2026-03-20T17:07:38Z","timestamp":1774026458354,"version":"3.50.1"},"reference-count":37,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,2]]},"DOI":"10.1109\/hpca.2008.4658641","type":"proceedings-article","created":{"date-parts":[[2008,10,28]],"date-time":"2008-10-28T15:23:13Z","timestamp":1225207393000},"page":"215-225","source":"Crossref","is-referenced-by-count":53,"title":["Performance and power optimization through data compression in Network-on-Chip architectures"],"prefix":"10.1109","author":[{"given":"Reetuparna","family":"Das","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Asit K.","family":"Mishra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chrysostomos","family":"Nicopoulos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dongkook","family":"Park","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vijaykrishnan","family":"Narayanan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ravishankar","family":"Iyer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mazin S.","family":"Yousif","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chita R.","family":"Das","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"crossref","first-page":"4","DOI":"10.1145\/1150019.1136487","article-title":"a gracefully degrading and energy-efficient modular router architecture for on-chip networks","author":"kim","year":"2006","journal-title":"Proceedings of the 20th annual International Symposium on Computer Architecture ISCA"},{"key":"35","first-page":"105","article-title":"power-driven design of router microarchitectures in on-chip networks","author":"wang","year":"2003","journal-title":"MICRO 36 Proceedings of the 36th annual IEEE\/ACM International Symposium on Microarchitecture"},{"key":"17","first-page":"59","article-title":"compressibility characteristics of address\/data transfers in commercial workloads","author":"kant","year":"2002","journal-title":"Proceedings of the Fifth Workshop on Computer Architecture Evaluation Using Commercial Workloads"},{"key":"36","doi-asserted-by":"publisher","DOI":"10.1145\/1013948.1013953"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2003.1240890"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1109\/40.918003"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/224538.224622"},{"key":"34","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305188"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/HICSS.1998.649283"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/115952.115966"},{"key":"14","first-page":"141","article-title":"scalable pipelined interconnect for distributed endpoint routing: the sgi spider chip","author":"galles","year":"1996","journal-title":"Symposium on High Performance Interconnects (Hot Interconnects)"},{"key":"37","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379235"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.27"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1145\/1080695.1070004"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/EURMIC.1996.546466"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1998.694794"},{"key":"23","first-page":"184","article-title":"design and evaluation of a selective compressed memory system","author":"lee","year":"1999","journal-title":"ICCD '99 Proceedings of the 1999 IEEE International Conference on Computer Design"},{"key":"24","doi-asserted-by":"crossref","first-page":"130","DOI":"10.1145\/1150019.1136497","article-title":"design and management of 3d chip multiprocessors using network-in-memory","author":"li","year":"2006","journal-title":"Proceedings of the 20th annual International Symposium on Computer Architecture ISCA"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"26","doi-asserted-by":"crossref","first-page":"188","DOI":"10.1145\/1028176.1006717","article-title":"low-latency virtual-channel routers for on-chip networks","author":"mullins","year":"2004","journal-title":"Proceedings 29th Annual International Symposium on Computer Architecture ISCA-02"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118348"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250708"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2006.35"},{"key":"3","volume":"2","author":"mediabench","year":"0"},{"key":"2","year":"0"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360147"},{"key":"1","year":"0"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903268"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/277858.277897"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346200"},{"key":"32","year":"0"},{"key":"5","doi-asserted-by":"crossref","first-page":"212","DOI":"10.1145\/1028176.1006719","article-title":"adaptive cache compression for high-performance processors","author":"alameldeen","year":"2004","journal-title":"Proceedings 29th Annual International Symposium on Computer Architecture ISCA-02"},{"key":"31","first-page":"67","article-title":"thermal modeling, characterization and management of on-chip networks","author":"shang","year":"2004","journal-title":"MICRO 37 Proceedings of the 37th annual IEEE\/ACM International Symposium on Microarchitecture"},{"key":"4","article-title":"frequent pattern compression: a significance-based compression scheme for l2 caches","author":"alameldeen","year":"0"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/40.782564"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.21"}],"event":{"name":"2008 IEEE 14th International Symposium on High Performance Computer Architecture (HPCA)","location":"Salt Lake City, UT, USA","start":{"date-parts":[[2008,2,16]]},"end":{"date-parts":[[2008,2,20]]}},"container-title":["2008 IEEE 14th International Symposium on High Performance Computer Architecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4653641\/4658618\/04658641.pdf?arnumber=4658641","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T12:56:21Z","timestamp":1497790581000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4658641\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,2]]},"references-count":37,"URL":"https:\/\/doi.org\/10.1109\/hpca.2008.4658641","relation":{},"ISSN":["1530-0897"],"issn-type":[{"value":"1530-0897","type":"print"}],"subject":[],"published":{"date-parts":[[2008,2]]}}}