{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T08:37:58Z","timestamp":1725611878429},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,2]]},"DOI":"10.1109\/hpca.2008.4658643","type":"proceedings-article","created":{"date-parts":[[2008,10,28]],"date-time":"2008-10-28T15:23:13Z","timestamp":1225207393000},"page":"240-251","source":"Crossref","is-referenced-by-count":6,"title":["Roughness of microarchitectural design topologies and its implications for optimization"],"prefix":"10.1109","author":[{"given":"Benjamin C.","family":"Lee","sequence":"first","affiliation":[]},{"given":"David","family":"Brooks","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.46"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183546"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/12.910816"},{"journal-title":"R Language Definition","year":"0","key":"15"},{"article-title":"an integrated cache timing, power, and area model","year":"2001","author":"shivakumar","key":"16"},{"key":"13","first-page":"71","article-title":"HLS: combining statistical and symbolic simulation to guide microprocessor designs","author":"oskin","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2005.1430555"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831796"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/40.768496"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243735"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1147\/rd.475.0585"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168882"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.475.0653"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346211"},{"key":"7","article-title":"a predictive performance model for superscalar processors","author":"joseph","year":"2006","journal-title":"International Symposium on Microarchitecture MICRO-32"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1996.501174"},{"key":"5","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4757-3462-1","author":"harrell","year":"2001","journal-title":"Regression Modeling Strategies"},{"key":"4","article-title":"nonparametric regression and generalized linear models: a roughness penalty approach","author":"green","year":"1994","journal-title":"Monographs on Statistics and Applied Probability"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168881"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250712"}],"event":{"name":"2008 IEEE 14th International Symposium on High Performance Computer Architecture (HPCA)","start":{"date-parts":[[2008,2,16]]},"location":"Salt Lake City, UT, USA","end":{"date-parts":[[2008,2,20]]}},"container-title":["2008 IEEE 14th International Symposium on High Performance Computer Architecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4653641\/4658618\/04658643.pdf?arnumber=4658643","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T12:56:20Z","timestamp":1497790580000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4658643\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,2]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/hpca.2008.4658643","relation":{},"ISSN":["1530-0897"],"issn-type":[{"type":"print","value":"1530-0897"}],"subject":[],"published":{"date-parts":[[2008,2]]}}}