{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:11:42Z","timestamp":1763467902757},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,2]]},"DOI":"10.1109\/hpca.2008.4658644","type":"proceedings-article","created":{"date-parts":[[2008,10,28]],"date-time":"2008-10-28T15:23:13Z","timestamp":1225207393000},"page":"252-263","source":"Crossref","is-referenced-by-count":20,"title":["Fundamental performance constraints in horizontal fusion of in-order cores"],"prefix":"10.1109","author":[{"given":"Pierre","family":"Salverda","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Craig","family":"Zilles","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1999.765938"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346182"},{"key":"15","article-title":"dependence-based scheduling revisited: a tale of two baselines","author":"salverda","year":"2007","journal-title":"6th Annual Workshop on Duplicating Deconstructing and Debunking"},{"year":"0","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903249"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604689"},{"key":"11","first-page":"81","article-title":"single-isa heterogeneous multi-core architectures: the potential for processor power reduction","author":"kumar","year":"2003","journal-title":"Proceedings of the 26th Annual International Symposium on Microarchitecture"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310764"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2000.824345"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360165"},{"journal-title":"PhysX by ageia","year":"0","key":"1"},{"key":"10","first-page":"25","article-title":"dynamic binary translation for accumulator oriented architectures","author":"kim","year":"2003","journal-title":"Proceedings of the international symposium on Code generation and optimization Feedback-directed and runtime optimization"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1147\/rd.494.0589"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250686"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/859644.859647"},{"journal-title":"ClearSpeed Technology Whitepaper CSX processor architecture","year":"0","key":"4"},{"key":"9","doi-asserted-by":"crossref","first-page":"71","DOI":"10.1145\/545214.545224","article-title":"an instruction set and microarchitecture for instruction level distributed processing","author":"kim","year":"2002","journal-title":"Proceedings of the 29th annual international symposium on Computer architecture"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.41"}],"event":{"name":"2008 IEEE 14th International Symposium on High Performance Computer Architecture (HPCA)","start":{"date-parts":[[2008,2,16]]},"location":"Salt Lake City, UT, USA","end":{"date-parts":[[2008,2,20]]}},"container-title":["2008 IEEE 14th International Symposium on High Performance Computer Architecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4653641\/4658618\/04658644.pdf?arnumber=4658644","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T12:56:20Z","timestamp":1497790580000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4658644\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,2]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/hpca.2008.4658644","relation":{},"ISSN":["1530-0897"],"issn-type":[{"type":"print","value":"1530-0897"}],"subject":[],"published":{"date-parts":[[2008,2]]}}}