{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T06:22:50Z","timestamp":1729664570983,"version":"3.28.0"},"reference-count":34,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,2]]},"DOI":"10.1109\/hpca.2008.4658645","type":"proceedings-article","created":{"date-parts":[[2008,10,28]],"date-time":"2008-10-28T11:23:13Z","timestamp":1225192993000},"page":"264-275","source":"Crossref","is-referenced-by-count":3,"title":["Serializing instructions in system-intensive workloads: Amdahl’s Law strikes again"],"prefix":"10.1109","author":[{"given":"Philip M.","family":"Wells","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gurindar S.","family":"Sohi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1996.566464"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/12.795220"},{"key":"18","article-title":"on the value locality of store instructions","author":"lepak","year":"2000","journal-title":"Proc of 27th ISCA"},{"key":"33","article-title":"dual-core execution: building a highly scalable single-thread instruction window","author":"zhou","year":"2005","journal-title":"Proc of 14th PACT"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.77"},{"key":"34","article-title":"the use of multithreading for exception handling","author":"zilles","year":"1999","journal-title":"Proc of 32th MICRO"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/32.106971"},{"journal-title":"Intel 64 and IA-32 architectures software developer's manual","year":"2007","key":"13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250686"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/263580.263597"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2008.209"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183532"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"22","article-title":"a case for increased operating system support in chip multiprocessors","volume":"2","author":"nellans","year":"2005","journal-title":"Proc of 2nd IBM Watson P=ac"},{"journal-title":"Database test suite","year":"0","key":"23"},{"year":"0","key":"24"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379245"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2005.6"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859667"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.42"},{"key":"29","doi-asserted-by":"crossref","first-page":"414","DOI":"10.1145\/223982.224451","article-title":"Multiscalar processors","author":"sohi","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/106972.106985"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183520"},{"journal-title":"Alpha 21264\/EV6 Microprocessor Hardware Reference Manual","year":"2000","key":"10"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/48012.48037"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.71"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/168619.168629"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168893"},{"key":"32","article-title":"parallel operation in the control data 6600","author":"thorton","year":"1964","journal-title":"Proc of Fall Joint Comp Conf"},{"key":"5","article-title":"dynamic dead-instruction detection and elimination","author":"butts","year":"2002","journal-title":"Proc of 10th ASPLOS"},{"journal-title":"UltraSPARC III Cu User's Manual","year":"2003","key":"31"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/277851.277897"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/214451.214455"},{"key":"8","article-title":"microarchitecture optimizations for exploiting memory-level parallelism","author":"chou","year":"2004","journal-title":"Proc of 31st ISCA"}],"event":{"name":"2008 IEEE 14th International Symposium on High Performance Computer Architecture (HPCA)","start":{"date-parts":[[2008,2,16]]},"location":"Salt Lake City, UT, USA","end":{"date-parts":[[2008,2,20]]}},"container-title":["2008 IEEE 14th International Symposium on High Performance Computer Architecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4653641\/4658618\/04658645.pdf?arnumber=4658645","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,20]],"date-time":"2023-05-20T14:33:57Z","timestamp":1684593237000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4658645\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,2]]},"references-count":34,"URL":"https:\/\/doi.org\/10.1109\/hpca.2008.4658645","relation":{},"ISSN":["1530-0897"],"issn-type":[{"type":"print","value":"1530-0897"}],"subject":[],"published":{"date-parts":[[2008,2]]}}}