{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,1]],"date-time":"2025-06-01T04:40:55Z","timestamp":1748752855432},"reference-count":39,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,2]]},"DOI":"10.1109\/hpca.2008.4658647","type":"proceedings-article","created":{"date-parts":[[2008,10,28]],"date-time":"2008-10-28T15:23:13Z","timestamp":1225207393000},"page":"290-301","source":"Crossref","is-referenced-by-count":11,"title":["Uncovering hidden loop level parallelism in sequential applications"],"prefix":"10.1109","author":[{"family":"Hongtao Zhong","sequence":"first","affiliation":[]},{"family":"Mojtaba Mehrara","sequence":"additional","affiliation":[]},{"family":"Steve Lieberman","sequence":"additional","affiliation":[]},{"family":"Scott Mahlke","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1992.696999"},{"key":"35","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2007.4336199"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/123465.123505"},{"key":"36","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1998.742771"},{"key":"18","first-page":"158","article-title":"posh: a tls compiler that exploits program structure","author":"liu","year":"2006","journal-title":"Proc 11th PPoPP"},{"key":"33","first-page":"2","article-title":"evaluation of the raw microprocessor: an exposed-wire-delay architecture for ilp and streams","author":"taylor","year":"2004","journal-title":"Proc 21st ISCA"},{"journal-title":"The Structure of Computers and Computations","year":"1978","author":"kuck","key":"15"},{"key":"34","doi-asserted-by":"publisher","DOI":"10.1109\/12.795219"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645830"},{"key":"39","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2002.1176241"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291020"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/996841.996851"},{"key":"37","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346204"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1990.151424"},{"key":"38","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346182"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/2.546613"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/71.824639"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2002.995698"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598134"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-27864-1_14"},{"journal-title":"The OpenIMPACT IA-64 compiler","year":"2005","author":"openimpact","key":"24"},{"article-title":"software and hardware for exploiting speculative parallelism with a multiprocessor","year":"1997","author":"oplinger","key":"25"},{"key":"26","doi-asserted-by":"crossref","first-page":"142","DOI":"10.1145\/1065944.1065964","article-title":"exposing speculative thread parallelism in spec2000","author":"prabhu","year":"2005","journal-title":"Proceedings of PPoPP"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065043"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2004.1342552"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/71.752782"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/2.546612"},{"year":"0","key":"2"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/99163.99177"},{"journal-title":"Optimizing Compilers for Modern Architectures A Dependence-Based Approach","year":"2002","author":"allen","key":"1"},{"key":"30","doi-asserted-by":"crossref","first-page":"414","DOI":"10.1145\/223982.224451","article-title":"Multiscalar processors","author":"sohi","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/5.214549"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/781498.781502"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1998.650541"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/859666.859668"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1145\/1082469.1082471"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.1998.727190"},{"year":"0","key":"9"},{"key":"8","article-title":"transactional locking ii","author":"dice","year":"2006","journal-title":"Proc 2006 International Symposium on Distributed Computing"}],"event":{"name":"2008 IEEE 14th International Symposium on High Performance Computer Architecture (HPCA)","start":{"date-parts":[[2008,2,16]]},"location":"Salt Lake City, UT, USA","end":{"date-parts":[[2008,2,20]]}},"container-title":["2008 IEEE 14th International Symposium on High Performance Computer Architecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4653641\/4658618\/04658647.pdf?arnumber=4658647","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,20]],"date-time":"2023-05-20T18:33:50Z","timestamp":1684607630000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4658647\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,2]]},"references-count":39,"URL":"https:\/\/doi.org\/10.1109\/hpca.2008.4658647","relation":{},"ISSN":["1530-0897"],"issn-type":[{"type":"print","value":"1530-0897"}],"subject":[],"published":{"date-parts":[[2008,2]]}}}