{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,28]],"date-time":"2025-08-28T18:40:22Z","timestamp":1756406422916,"version":"3.44.0"},"reference-count":25,"publisher":"IEEE","license":[{"start":{"date-parts":[[2008,2,1]],"date-time":"2008-02-01T00:00:00Z","timestamp":1201824000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2008,2,1]],"date-time":"2008-02-01T00:00:00Z","timestamp":1201824000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,2]]},"DOI":"10.1109\/hpca.2008.4658649","type":"proceedings-article","created":{"date-parts":[[2008,10,28]],"date-time":"2008-10-28T11:23:13Z","timestamp":1225192993000},"page":"317-328","source":"Crossref","is-referenced-by-count":18,"title":["Power-Efficient DRAM Speculation"],"prefix":"10.1109","author":[{"given":"Nidhi","family":"Aggarwal","sequence":"first","affiliation":[{"name":"Electrical and Computer Engineering Dept. University of Wisconsin, Madison 1415 Engineering Drive Madison, 53705, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jason F.","family":"Cantin","sequence":"additional","affiliation":[{"name":"International Business Machines Corp. 11400 Burnet Road Austin, TX 78758, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mikko H.","family":"Lipasti","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering Dept. University of Wisconsin, Madison 1415 Engineering Drive Madison, 53705, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"James E.","family":"Smith","sequence":"additional","affiliation":[{"name":"Electrical and Computer Engineering Dept. University of Wisconsin, Madison 1415 Engineering Drive Madison, 53705, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"UltraSPARC IV Processor User's Manual Supplement","year":"2004","key":"19"},{"key":"17","article-title":"precise and accurate processor simulation","author":"cain","year":"2002","journal-title":"Proceedings of the 5th Workshop on Computer Architecture Evaluation Using Commercial Workloads"},{"journal-title":"Simos-ppc Full System Simulator","year":"0","author":"keller","key":"18"},{"article-title":"cache residence prediction","year":"0","author":"shen","key":"15"},{"article-title":"adaptive memory access speculation","year":"0","author":"dodson","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.42"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012714"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250699"},{"year":"2003","key":"21"},{"key":"20","doi-asserted-by":"crossref","DOI":"10.1145\/1105734.1105748","article-title":"dramsim: a memory-system simulator","volume":"33","author":"wang","year":"2005","journal-title":"SIGArch Computer Architecture News"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1145\/1054943.1054954"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1178046"},{"key":"24","first-page":"128","article-title":"Memory access scheduling","author":"rixner","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.1"},{"key":"3","article-title":"fireplane system interconnect, proceedings of sc2001","author":"charlesworth","year":"0","journal-title":"The Sun"},{"key":"2","article-title":"t1: architecture and physical design of a 32-threaded general purpose cpu","author":"laudon","year":"2006","journal-title":"Proceedings of the ISSCC Multi-Core Architectures Designs and Implementation Challenges Forum"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/383082.383118"},{"key":"1","volume":"3","author":"barroso","year":"2005","journal-title":"The Price of Performance ACM Queue"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183540"},{"key":"6","doi-asserted-by":"crossref","DOI":"10.1145\/279361.279363","article-title":"memory system characterization of commercial workloads","author":"barroso","year":"1998","journal-title":"Proc International Symposium on Computer Architecture"},{"key":"5","article-title":"opteron and amd64, a commodity 64 bit x86 soc","author":"weber","year":"2003","journal-title":"Presentation Advanced Micro Devices"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.1289290"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.8"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.31"}],"event":{"name":"2008 IEEE 14th International Symposium on High Performance Computer Architecture (HPCA)","start":{"date-parts":[[2008,2,16]]},"location":"Salt Lake City, UT, USA","end":{"date-parts":[[2008,2,20]]}},"container-title":["2008 IEEE 14th International Symposium on High Performance Computer Architecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4653641\/4658618\/04658649.pdf?arnumber=4658649","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,28]],"date-time":"2025-08-28T18:03:51Z","timestamp":1756404231000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4658649\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,2]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/hpca.2008.4658649","relation":{},"subject":[],"published":{"date-parts":[[2008,2]]}}}