{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:11:32Z","timestamp":1763467892630,"version":"3.28.0"},"reference-count":35,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,2]]},"DOI":"10.1109\/hpca.2008.4658652","type":"proceedings-article","created":{"date-parts":[[2008,10,28]],"date-time":"2008-10-28T15:23:13Z","timestamp":1225207393000},"page":"355-366","source":"Crossref","is-referenced-by-count":28,"title":["An OS-based alternative to full hardware coherence on tiled CMPs"],"prefix":"10.1109","author":[{"given":"Christian","family":"Fensch","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marcelo","family":"Cintra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310763"},{"key":"35","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.53"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.35"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264163"},{"year":"0","key":"33"},{"key":"15","first-page":"115","article-title":"treadmarks: distributed shared memory on standard workstations and operating systems","author":"keleher","year":"1994","journal-title":"Proc 1994 Winter Usenix Technical Conf"},{"key":"34","doi-asserted-by":"publisher","DOI":"10.1145\/1183401.1183438"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605420"},{"journal-title":"Intel Core2 Extreme Processor X6800 and Intel Core2 Duo Desktop Processor E6000 and E4000 Sequence Specification Update","year":"2007","key":"13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.1289290"},{"year":"0","author":"hagersten","key":"11"},{"key":"12","doi-asserted-by":"crossref","first-page":"122","DOI":"10.1145\/232973.232987","article-title":"understanding applications performance on shared virtual memory systems","volume":"23","author":"iftode","year":"1996","journal-title":"Proceedings of ISCA"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1994.288140"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.34"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604692"},{"year":"0","key":"23"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2005.1525999"},{"key":"25","first-page":"182","article-title":"token coherence: decoupling performance and correctness","volume":"30","author":"martin","year":"2003","journal-title":"Proceedings of ISCA"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.34"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237144"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253203"},{"key":"29","first-page":"2","article-title":"evaluation of the raw microprocessor: an exposed-wire-delay architecture for ilp and streams","volume":"31","author":"taylor","year":"2004","journal-title":"Proceedings of ISCA"},{"article-title":"evaluating future microprocessors: the simplescalar tool set","year":"1996","author":"burger","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.21"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1007\/BF02700035"},{"year":"0","key":"1"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1145\/996841.996865"},{"key":"7","first-page":"264","article-title":"cooperative caching for chip multiprocessors","volume":"33","author":"chang","year":"2006","journal-title":"Proceedings of ISCA"},{"year":"0","key":"6"},{"key":"32","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/ISCA.1995.524546","article-title":"The SPLASH-2 programs: characterization and methodological considerations","author":"woo","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/121132.121159"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237205"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2004.65"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.39"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/1028176.1006712"}],"event":{"name":"2008 IEEE 14th International Symposium on High Performance Computer Architecture (HPCA)","start":{"date-parts":[[2008,2,16]]},"location":"Salt Lake City, UT, USA","end":{"date-parts":[[2008,2,20]]}},"container-title":["2008 IEEE 14th International Symposium on High Performance Computer Architecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4653641\/4658618\/04658652.pdf?arnumber=4658652","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,2]],"date-time":"2024-03-02T01:49:54Z","timestamp":1709344194000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4658652\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,2]]},"references-count":35,"URL":"https:\/\/doi.org\/10.1109\/hpca.2008.4658652","relation":{},"ISSN":["1530-0897"],"issn-type":[{"type":"print","value":"1530-0897"}],"subject":[],"published":{"date-parts":[[2008,2]]}}}