{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,27]],"date-time":"2025-08-27T16:15:59Z","timestamp":1756311359456,"version":"3.28.0"},"reference-count":62,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,2]]},"DOI":"10.1109\/hpca.2008.4658655","type":"proceedings-article","created":{"date-parts":[[2008,10,28]],"date-time":"2008-10-28T15:23:13Z","timestamp":1225207393000},"page":"393-404","source":"Crossref","is-referenced-by-count":18,"title":["Supporting highly-decoupled thread-level redundancy for parallel programs"],"prefix":"10.1109","author":[{"given":"M. Wasiur","family":"Rashid","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael C.","family":"Huang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"35","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2005.20"},{"key":"36","doi-asserted-by":"crossref","DOI":"10.1109\/MICRO.2001.991120","article-title":"dual use of superscalar datapath for transient-fault detection and recovery","author":"ray","year":"2001","journal-title":"Int Symp Microarchitecture"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1147\/rd.22.0166"},{"key":"34","doi-asserted-by":"crossref","DOI":"10.1145\/545214.545228","article-title":"revive: cost-effective architectural support for rollback recovery in shared-memory multiprocessors","author":"prvulovic","year":"2002","journal-title":"Int Symp Computer Architecture"},{"key":"39","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1999.781037"},{"key":"37","doi-asserted-by":"crossref","DOI":"10.1145\/342001.339652","article-title":"transient fault detection via simultaneous multithreading","author":"reinhardt","year":"2000","journal-title":"Int Symp Computer Architecture"},{"key":"38","doi-asserted-by":"publisher","DOI":"10.1109\/FTCSH.1995.532635"},{"key":"43","doi-asserted-by":"publisher","DOI":"10.1147\/rd.494.0505"},{"key":"42","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2002.1028924"},{"key":"41","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2001.922911"},{"key":"40","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818293"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.1676403"},{"key":"23","article-title":"designing a single board computer for space using the most advanced processor and mitigation technologies","author":"longden","year":"2002","journal-title":"European Space Components Conference ESCCON 2002"},{"journal-title":"Forbes","year":"0","author":"lyons","key":"24"},{"key":"25","article-title":"soft error rate mitigation techniques for modern microcircuits","author":"mavis","year":"2002","journal-title":"Int Reliability Physics Symp"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.70"},{"key":"27","doi-asserted-by":"crossref","DOI":"10.1145\/545214.545227","article-title":"detailed design and evaluation of redundant multithreading alternatives","author":"mukherjee","year":"2002","journal-title":"Int Symp Computer Architecture"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168886"},{"key":"29","first-page":"43","article-title":"probabilistic logics and the synthesis of reliable organisms form unreliable components","author":"neumann","year":"1956","journal-title":"Automata Studies"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809458"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818146"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/2.485843"},{"year":"0","key":"7"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766651"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ICPADS.1994.590322"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/2.17"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1983.1676246"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2005.70"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310789"},{"key":"9","article-title":"efficient checker processor design","author":"chatterjee","year":"2000","journal-title":"Int Symp Microarchitecture"},{"key":"8","article-title":"fault tolerant 32-bit risc processor: implementation and radiation test results","author":"chardonnereau","year":"2002","journal-title":"Single-Event Effects Symposium"},{"key":"59","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859633"},{"key":"58","doi-asserted-by":"publisher","DOI":"10.1109\/71.80134"},{"key":"57","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/ISCA.1995.524546","article-title":"The SPLASH-2 programs: characterization and methodological considerations","author":"woo","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"56","doi-asserted-by":"crossref","DOI":"10.1145\/1028176.1006723","article-title":"techniques to reduce the soft error rate of a high-performance microprocessor","author":"weaver","year":"2004","journal-title":"Int Symp Computer Architecture"},{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831449"},{"key":"55","doi-asserted-by":"publisher","DOI":"10.1109\/12.4612"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859631"},{"key":"18","article-title":"impact of cmos process scaling and soi on the soft error rates of logic processes","author":"hareland","year":"2001","journal-title":"IEEE Symp VLSI Technology"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.54"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.122"},{"journal-title":"A While Paper on the Benefits of Chipkill-Correct ECC for PC Server Main Memory","year":"1997","author":"dell","key":"13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1159\/000154205"},{"journal-title":"Alpha 21264\/EV6 Microprocessor Hardware Reference Manual","year":"2000","key":"11"},{"journal-title":"Parallel Computer Architecture A Hardware\/Software Approach","year":"1999","author":"culler","key":"12"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1980.1675618"},{"key":"20","doi-asserted-by":"crossref","DOI":"10.1109\/MICRO.2003.1253185","article-title":"single-isa heterogeneous multi-core architectures: the potential for processor power reduction","author":"kumar","year":"2003","journal-title":"Int Symp Microarchitecture"},{"key":"62","doi-asserted-by":"crossref","first-page":"776","DOI":"10.1126\/science.206.4420.776","article-title":"effect of cosmic rays on computer memories","volume":"206","author":"ziegler","year":"1979","journal-title":"Science"},{"key":"60","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168865"},{"key":"61","doi-asserted-by":"publisher","DOI":"10.1109\/40.491460"},{"key":"49","doi-asserted-by":"publisher","DOI":"10.1109\/40.259900"},{"key":"48","doi-asserted-by":"crossref","DOI":"10.1145\/545214.545229","article-title":"safetynet: improving the availability of shared memory multiprocessors with global checkpoint\/recovery","author":"sorin","year":"2002","journal-title":"Int Symp Computer Architecture"},{"key":"45","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.19"},{"key":"44","doi-asserted-by":"publisher","DOI":"10.1109\/40.755464"},{"key":"47","article-title":"reunion: complexity-effective multicore redundancy","author":"smolens","year":"2006","journal-title":"Int Symp Microarchitecture"},{"key":"46","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.72"},{"journal-title":"Cisco 12000 Single Event Upset Failures Overview and Work Around Summary","year":"2003","key":"10"},{"key":"51","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1988.5325"},{"key":"52","doi-asserted-by":"publisher","DOI":"10.1147\/rd.461.0005"},{"key":"53","doi-asserted-by":"crossref","DOI":"10.1145\/545214.545226","article-title":"transient-fault recovery via simultaneous multithreading","author":"vijaykumar","year":"2002","journal-title":"Int Symp Computer Architecture"},{"key":"54","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2004.1311877"},{"key":"50","doi-asserted-by":"publisher","DOI":"10.1109\/HICSS.1989.47170"}],"event":{"name":"2008 IEEE 14th International Symposium on High Performance Computer Architecture (HPCA)","start":{"date-parts":[[2008,2,16]]},"location":"Salt Lake City, UT, USA","end":{"date-parts":[[2008,2,20]]}},"container-title":["2008 IEEE 14th International Symposium on High Performance Computer Architecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4653641\/4658618\/04658655.pdf?arnumber=4658655","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,20]],"date-time":"2023-05-20T18:33:57Z","timestamp":1684607637000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4658655\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,2]]},"references-count":62,"URL":"https:\/\/doi.org\/10.1109\/hpca.2008.4658655","relation":{},"ISSN":["1530-0897"],"issn-type":[{"type":"print","value":"1530-0897"}],"subject":[],"published":{"date-parts":[[2008,2]]}}}