{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:34:53Z","timestamp":1772724893846,"version":"3.50.1"},"reference-count":30,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,2]]},"DOI":"10.1109\/hpca.2009.4798233","type":"proceedings-article","created":{"date-parts":[[2009,3,10]],"date-time":"2009-03-10T09:52:31Z","timestamp":1236678751000},"page":"18-29","source":"Crossref","is-referenced-by-count":83,"title":["Voltage emergency prediction: Using signatures to reduce operating margins"],"prefix":"10.1109","author":[{"given":"Vijay Janapa","family":"Reddi","sequence":"first","affiliation":[]},{"given":"Meeta S.","family":"Gupta","sequence":"additional","affiliation":[]},{"given":"Glenn","family":"Holloway","sequence":"additional","affiliation":[]},{"given":"Gu-Yeon","family":"Wei","sequence":"additional","affiliation":[]},{"given":"Michael D.","family":"Smith","sequence":"additional","affiliation":[]},{"given":"David","family":"Brooks","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.16"},{"key":"17","year":"0"},{"key":"18","article-title":"patching processor design errors","author":"narayanasamy","year":"2006","journal-title":"ICCD"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.9"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2002.1176234"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183526"},{"key":"14","article-title":"system level analysis of fast, per-core dvfs using on-chip switching regulators","author":"kim","year":"2007","journal-title":"HPCA"},{"key":"11","year":"0"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373412"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1145\/781027.781076"},{"key":"20","doi-asserted-by":"crossref","DOI":"10.1145\/313817.313938","article-title":"an architectural solution for the inductive noise problem due to clock-gating","author":"pant","year":"1999","journal-title":"ISLPED"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310782"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2003.1231866"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.19"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168868"},{"key":"26","year":"0"},{"key":"27","article-title":"fast checkpoint\/ recovery to support kilo-instruction speculation and hardware fault tolerance","author":"sorin","year":"2000","journal-title":"Computing Science Technical Report"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2006.229283"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2006.40"},{"key":"3","article-title":"energy-efficient and metastabilityimmune timing-error detection and instruction replay-based recovery circuits for dynamic variation tolerance","author":"bowman","year":"2008","journal-title":"ISSCC 2008"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1535\/itj.0904.02"},{"key":"10","article-title":"an event-guided approach to handling inductive noise in processors","author":"gupta","year":"2009","journal-title":"DATE"},{"key":"1","year":"0"},{"key":"30","article-title":"predictive technology model for sub-45nm early design exploration","author":"zhao","year":"0","journal-title":"ACM JETC"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364663"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2002.995694"},{"key":"5","article-title":"softwarebased online detection of hardware defects: mechanisms, architectural support, and evaluation","author":"constantinides","year":"2007","journal-title":"MICRO 2007"},{"key":"4","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658654"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283808"}],"event":{"name":"2009 IEEE 15th International Symposium on High Performance Computer Architecture (HPCA)","location":"Raleigh, NC, USA","start":{"date-parts":[[2009,2,14]]},"end":{"date-parts":[[2009,2,18]]}},"container-title":["2009 IEEE 15th International Symposium on High Performance Computer Architecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4795428\/4798227\/04798233.pdf?arnumber=4798233","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T13:33:30Z","timestamp":1497792810000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4798233\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,2]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/hpca.2009.4798233","relation":{},"subject":[],"published":{"date-parts":[[2009,2]]}}}