{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,18]],"date-time":"2026-01-18T03:47:21Z","timestamp":1768708041304,"version":"3.49.0"},"reference-count":41,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,2]]},"DOI":"10.1109\/hpca.2009.4798234","type":"proceedings-article","created":{"date-parts":[[2009,3,10]],"date-time":"2009-03-10T09:52:31Z","timestamp":1236678751000},"page":"30-42","source":"Crossref","is-referenced-by-count":23,"title":["A low-radix and low-diameter 3D interconnection network design"],"prefix":"10.1109","author":[{"family":"Yi Xu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yu Du","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Bo Zhao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Xiuyi Zhou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Youtao Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065726"},{"key":"35","year":"0"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168873"},{"key":"36","year":"0"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.29"},{"key":"33","year":"0"},{"key":"15","article-title":"on- chip interconnection networks: why they are different and how to compare them","author":"jayasimha","year":"0"},{"key":"34","first-page":"294","article-title":"orion: a power-performance simulator for interconnection networks","author":"wang","year":"2002","journal-title":"Proc of Int Sym on Micro"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.2001.954688"},{"key":"39","author":"specjbb","year":"2005"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2008.4546971"},{"key":"37","year":"2006"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378782"},{"key":"38","year":"0"},{"key":"12","article-title":"techniques for producing 3d ics with high-density interconnect","author":"gupta","year":"2004","journal-title":"Proc Int VLSI Multilevel Interconnection Conf"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250680"},{"key":"20","first-page":"138","article-title":"a gracefully degrading and energy-efficient modular router architecture for on-chip networks","author":"kim","year":"2006","journal-title":"Proc 30th Int Symp Comput Arch"},{"key":"41","year":"0","journal-title":"An Open Network-on-Chip Simulator"},{"key":"40","year":"0"},{"key":"22","first-page":"492","article-title":"leveraging optical technology in future bus-based chip multiprocessors","author":"kirman","year":"2006","journal-title":"Int Symp Microarchitecture"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250681"},{"key":"24","doi-asserted-by":"crossref","first-page":"408","DOI":"10.1145\/1080695.1070004","article-title":"interconnections in multicore architectures: understanding mechanisms, overheads and scaling","author":"kumar","year":"2005","journal-title":"Proc 30th Int Symp Comput Arch"},{"key":"25","doi-asserted-by":"crossref","first-page":"130","DOI":"10.1145\/1150019.1136497","article-title":"design and management of 3d chip multiprocessors using network-in-memory","author":"li","year":"2006","journal-title":"Proc 30th Int Symp Comput Arch"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.15"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"28","doi-asserted-by":"crossref","first-page":"188","DOI":"10.1145\/1028176.1006717","article-title":"low-latency virtual-channel routers for on-chip networks","author":"mullins","year":"2004","journal-title":"Proc 30th Int Symp Comput Arch"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250708"},{"key":"3","author":"berkelaar","year":"2007","journal-title":"LP solve Opern Source (Mixed-Integer) Linear Programming System"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/1183401.1183430"},{"key":"10","article-title":"ampl: a modeling language for mathematical programming","author":"fourer","year":"2002","journal-title":"Duxbury Press Publishing Company"},{"key":"1","first-page":"1","article-title":"understanding the impact of 3d stacked layouts on ilp","volume":"9","author":"awasthi","year":"2007","journal-title":"J of Instruction-Level Parallelism"},{"key":"30","article-title":"it's a small world after all: noc performance optimization via long-range link insertion","volume":"14","author":"marculescu","year":"2006","journal-title":"IEEE Trans on VLSI Sys"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.810060"},{"key":"6","year":"0"},{"key":"32","first-page":"193","article-title":"thermal herding: microarchitecture techniques for controlling hotspots in high-performance 3dintegrated processors","author":"puttaswamy","year":"2007","journal-title":"Int'l Symp High Perf Comp Arch"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2006.6"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.13"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.18"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/12.83652"},{"key":"8","doi-asserted-by":"crossref","first-page":"339","DOI":"10.1145\/1150019.1136515","article-title":"interconnect-aware coherence protocols for chip multiprocessors","author":"chen","year":"2006","journal-title":"Proc 30th Int Symp Comput Arch"}],"event":{"name":"2009 IEEE 15th International Symposium on High Performance Computer Architecture (HPCA)","location":"Raleigh, NC, USA","start":{"date-parts":[[2009,2,14]]},"end":{"date-parts":[[2009,2,18]]}},"container-title":["2009 IEEE 15th International Symposium on High Performance Computer Architecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4795428\/4798227\/04798234.pdf?arnumber=4798234","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T13:33:30Z","timestamp":1497792810000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4798234\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,2]]},"references-count":41,"URL":"https:\/\/doi.org\/10.1109\/hpca.2009.4798234","relation":{},"subject":[],"published":{"date-parts":[[2009,2]]}}}