{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:11:59Z","timestamp":1763467919151,"version":"3.28.0"},"reference-count":28,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,2]]},"DOI":"10.1109\/hpca.2009.4798237","type":"proceedings-article","created":{"date-parts":[[2009,3,10]],"date-time":"2009-03-10T09:52:31Z","timestamp":1236678751000},"page":"55-66","source":"Crossref","is-referenced-by-count":25,"title":["Design and implementation of software-managed caches for multicores with local memory"],"prefix":"10.1109","author":[{"given":"Sangmin","family":"Seo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jaejin","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zehra","family":"Sura","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Nvidia","article-title":"nvidia cuda compute unified device architecture","year":"0","key":"19"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168894"},{"journal-title":"Nas Parallel Benchmarks","year":"0","key":"18"},{"key":"15","first-page":"121","article-title":"automatically mapping code in an intelligent memory architecture","author":"lee","year":"2001","journal-title":"HPCA '99 Proceedings of the 5th International Symposium on High Performance Computer Architecture"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250707"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.379"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454157"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10015"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.79"},{"key":"21","doi-asserted-by":"crossref","first-page":"544","DOI":"10.1145\/1080695.1070015","article-title":"the v-way cache: demand based associativity via global replacement","author":"qureshi","year":"2005","journal-title":"ISCA'05 Proceedings of the 32th Annual International Symposium on Computer Architecture"},{"year":"0","key":"20"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1991.1021601"},{"year":"0","key":"23"},{"year":"0","key":"24"},{"journal-title":"Operating System Concepts","year":"2004","author":"silberschatz","key":"25"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/12.966498"},{"journal-title":"SPEC OMP http","year":"0","key":"27"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305188"},{"key":"3","doi-asserted-by":"crossref","first-page":"59","DOI":"10.1147\/sj.451.0059","article-title":"using advanced compiler technology to exploit the performance of the cell broadband enginetm architecture","volume":"45","author":"eichenberger","year":"2006","journal-title":"IBM Systems Journal"},{"key":"2","article-title":"a novel asynchronous software cache implementation for the cell-be processor","author":"balart","year":"2007","journal-title":"Proc Int l Workshop Languages and Compiler for Parallel Computing"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/325164.325162"},{"journal-title":"Optimizing Compilers for Modern Architectures","year":"2002","author":"allen","key":"1"},{"key":"7","first-page":"107","article-title":"A fully associative software-managed cache design","author":"hallnor","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.41"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/263580.263599"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/1375527.1375571"},{"journal-title":"IBM","article-title":"cell broadband engine architecture","year":"2007","key":"9"},{"journal-title":"Computer Architecture A Quantitative Approach","year":"2006","author":"hennessy","key":"8"}],"event":{"name":"2009 IEEE 15th International Symposium on High Performance Computer Architecture (HPCA)","start":{"date-parts":[[2009,2,14]]},"location":"Raleigh, NC, USA","end":{"date-parts":[[2009,2,18]]}},"container-title":["2009 IEEE 15th International Symposium on High Performance Computer Architecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4795428\/4798227\/04798237.pdf?arnumber=4798237","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T13:33:30Z","timestamp":1497792810000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4798237\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,2]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/hpca.2009.4798237","relation":{},"subject":[],"published":{"date-parts":[[2009,2]]}}}