{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T11:48:05Z","timestamp":1763466485970},"reference-count":41,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,2]]},"DOI":"10.1109\/hpca.2009.4798241","type":"proceedings-article","created":{"date-parts":[[2009,3,10]],"date-time":"2009-03-10T13:52:31Z","timestamp":1236693151000},"page":"93-104","source":"Crossref","is-referenced-by-count":15,"title":["Soft error vulnerability aware process variation mitigation"],"prefix":"10.1109","author":[{"given":"Xin","family":"Fu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tao","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jose A. B.","family":"Fortes","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.43"},{"year":"0","key":"35"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233603"},{"key":"36","article-title":"temperature-aware microarchitecture","author":"skadron","year":"2003","journal-title":"Proceedings of ISCA"},{"key":"18","article-title":"mitigating the impact of process variations on processor register files and execution units","author":"liang","year":"2006","journal-title":"Proceedings of MICRO"},{"key":"33","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2008.4630066"},{"article-title":"hotleakage: a temperature-aware model of subthreshold and gate leakage for architects","year":"2003","author":"zhang","key":"34"},{"key":"16","article-title":"the effect of threshold voltages on the soft error rate","author":"degalahal","year":"2004","journal-title":"Proceedings of ISQED"},{"key":"39","article-title":"techniques to reduce the soft error rate of a high performance microprocessor","author":"weaver","year":"2004","journal-title":"Proceedings of ISCA"},{"key":"13","article-title":"revival: a variation-tolerant architecture using voltage interpolation and variable latency","author":"liang","year":"2008","journal-title":"Proceedings of ISCA"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.40"},{"key":"37","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250703"},{"journal-title":"Impact of body bias on alpha- and neutron-induced soft error rates of flip-flops Symposium on VLSI","year":"2004","author":"karnik","key":"38"},{"key":"12","article-title":"process variation tolerant 3t1dbased cache architectures","author":"liang","year":"2007","journal-title":"Proceedings of MICRO"},{"key":"21","article-title":"path-based statistical timing analysis considering inter and intra-die correlations","author":"agarwal","year":"2002","journal-title":"Proc TAU"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253181"},{"key":"41","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.122"},{"key":"40","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.9"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2006.4271847"},{"journal-title":"How much variability can designers tolerate? Design & Test of Computers","year":"2003","author":"kahng","key":"23"},{"journal-title":"Arizona State Univeristy","year":"0","key":"24"},{"key":"25","article-title":"impact of cmos technology scaling on the atmospheric neutron soft error rate","author":"hamcha","year":"2000","journal-title":"IEEE Transactions on Nuclear Science"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250725"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168870"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937442"},{"key":"29","article-title":"characterizing microarchitecture soft error vulnerability phase behavior","author":"fu","year":"2006","journal-title":"Proc of MASCOTS"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/43.998626"},{"journal-title":"Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration Journal of Solid-State Circuits","year":"2002","author":"bowman","key":"2"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2006.283890"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775920"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250726"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2003.1231840"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065716"},{"article-title":"sim-alpha: a validated, execution-driven alpha 21264 simulator","year":"2001","author":"desikan","key":"32"},{"key":"5","article-title":"modeling and analysis of leakage power considering within-die process variations","author":"srivastava","year":"2002","journal-title":"Proceedings of ISLPED"},{"year":"0","key":"31"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159781"},{"key":"9","first-page":"773","article-title":"Statistical optimization of leakage power considering process variations using dual-Vth and sizing","author":"srivastava","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"8","doi-asserted-by":"crossref","DOI":"10.1109\/JSSC.2002.803949","article-title":"adaptive body bias for reducing impacts of dieto- die and within-die parameter variations on microprocessor frequency and leakage","author":"tschanz","year":"2002","journal-title":"Journal of Solid-State Circuits"}],"event":{"name":"2009 IEEE 15th International Symposium on High Performance Computer Architecture (HPCA)","start":{"date-parts":[[2009,2,14]]},"location":"Raleigh, NC, USA","end":{"date-parts":[[2009,2,18]]}},"container-title":["2009 IEEE 15th International Symposium on High Performance Computer Architecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4795428\/4798227\/04798241.pdf?arnumber=4798241","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T17:33:31Z","timestamp":1497807211000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4798241\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,2]]},"references-count":41,"URL":"https:\/\/doi.org\/10.1109\/hpca.2009.4798241","relation":{},"subject":[],"published":{"date-parts":[[2009,2]]}}}