{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T05:38:02Z","timestamp":1782970682577,"version":"3.54.5"},"reference-count":26,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,2]]},"DOI":"10.1109\/hpca.2009.4798251","type":"proceedings-article","created":{"date-parts":[[2009,3,10]],"date-time":"2009-03-10T13:52:31Z","timestamp":1236693151000},"page":"163-174","source":"Crossref","is-referenced-by-count":131,"title":["Express Cube Topologies for on-Chip Interconnects"],"prefix":"10.1109","author":[{"given":"Boris","family":"Grot","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Joel","family":"Hestness","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Stephen W.","family":"Keckler","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Onur","family":"Mutlu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"crossref","first-page":"432","DOI":"10.1145\/1080695.1070006","article-title":"near-optimal worst-case throughput routing for two-dimensional mesh networks","author":"seo","year":"2005","journal-title":"International Symposium on Computer Architecture"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.40"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/248209.237144"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903268"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859896"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.33"},{"key":"14","author":"peh","year":"2001","journal-title":"Flow Control and Micro-Architectural Mechanisms for Extending the Performance of Interconnection Networks"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.18"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310774"},{"key":"21","year":"0"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2004.8"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373606"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/2.612254"},{"key":"24","first-page":"294","article-title":"orion: a power- performance simulator for interconnection networks","author":"wang","year":"2002","journal-title":"International Symposium on Microarchitecture"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378780"},{"key":"26","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/ISCA.1995.524546","article-title":"The SPLASH-2 programs: characterization and methodological considerations","author":"woo","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.82"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.29"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/1183401.1183430"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658640"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1147\/rd.492.0195"},{"key":"5","author":"dally","year":"2004","journal-title":"Principles and Practices of Interconnection Networks"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/12.83652"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.23"},{"key":"8","first-page":"477","article-title":"implementation and evaluation of on-chip network architectures","author":"gratz","year":"2006","journal-title":"International Conference on Computer Design"}],"event":{"name":"2009 IEEE 15th International Symposium on High Performance Computer Architecture (HPCA)","location":"Raleigh, NC, USA","start":{"date-parts":[[2009,2,14]]},"end":{"date-parts":[[2009,2,18]]}},"container-title":["2009 IEEE 15th International Symposium on High Performance Computer Architecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4795428\/4798227\/04798251.pdf?arnumber=4798251","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,24]],"date-time":"2023-05-24T09:29:36Z","timestamp":1684920576000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4798251\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,2]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/hpca.2009.4798251","relation":{},"subject":[],"published":{"date-parts":[[2009,2]]}}}