{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T18:39:07Z","timestamp":1771699147783,"version":"3.50.1"},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,2]]},"DOI":"10.1109\/hpca.2009.4798252","type":"proceedings-article","created":{"date-parts":[[2009,3,10]],"date-time":"2009-03-10T13:52:31Z","timestamp":1236693151000},"page":"175-186","source":"Crossref","is-referenced-by-count":137,"title":["Design and evaluation of a hierarchical on-chip interconnect for next-generation CMPs"],"prefix":"10.1109","author":[{"given":"Reetuparna","family":"Das","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Soumya","family":"Eachempati","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Asit K.","family":"Mishra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vijaykrishnan","family":"Narayanan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chita R.","family":"Das","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.40"},{"key":"17","article-title":"orion: a power-performance simulator for interconnection networks","author":"wang","year":"2002","journal-title":"ACM\/IEEE Micro"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378780"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.91"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.33"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658641"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.13"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.29"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/1183401.1183430"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.3"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/1088149.1088154"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250708"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/1080695.1070001"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.21"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.19"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378779"},{"key":"6","doi-asserted-by":"crossref","first-page":"408","DOI":"10.1145\/1080695.1070004","article-title":"interconnections in multi-core architectures: understanding mechanisms, overheads and scaling","volume":"33","author":"kumar","year":"2005","journal-title":"SIGARCH Comput Archit News"},{"key":"5","article-title":"networks for multi-core chips: a contrarian view","author":"borkar","year":"0","journal-title":"Special Session at ISLPED 2007"},{"key":"4","first-page":"455","article-title":"managing distributed, shared l2 caches through os-level page allocation","author":"cho","year":"2006","journal-title":"MICRO 39 Proceedings of the 39th Annual IEEE\/ACM International Symposium on Microarchitecture"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373606"},{"key":"8","doi-asserted-by":"crossref","first-page":"2","DOI":"10.1145\/1028176.1006733","article-title":"evaluation of the raw microprocessor: an exposed-wire-delay architecture for ilp and streams","author":"taylor","year":"2004","journal-title":"Proceedings 29th Annual International Symposium on Computer Architecture ISCA-02"}],"event":{"name":"2009 IEEE 15th International Symposium on High Performance Computer Architecture (HPCA)","location":"Raleigh, NC, USA","start":{"date-parts":[[2009,2,14]]},"end":{"date-parts":[[2009,2,18]]}},"container-title":["2009 IEEE 15th International Symposium on High Performance Computer Architecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4795428\/4798227\/04798252.pdf?arnumber=4798252","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T17:33:29Z","timestamp":1497807209000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4798252\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,2]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/hpca.2009.4798252","relation":{},"subject":[],"published":{"date-parts":[[2009,2]]}}}