{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T20:48:14Z","timestamp":1729630094765,"version":"3.28.0"},"reference-count":26,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,2]]},"DOI":"10.1109\/hpca.2009.4798255","type":"proceedings-article","created":{"date-parts":[[2009,3,10]],"date-time":"2009-03-10T13:52:31Z","timestamp":1236693151000},"page":"201-212","source":"Crossref","is-referenced-by-count":1,"title":["Lightweight predication support for out of order processors"],"prefix":"10.1109","author":[{"given":"Mark","family":"Stephenson","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lixin","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ram","family":"Rangan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/192007.192022"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/225830.225965"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1992.696999"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645830"},{"journal-title":"Exploiting Instruction Level Parallelism in the Presence of Branches","year":"1996","author":"mahlke","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.1998.727261"},{"key":"14","doi-asserted-by":"crossref","DOI":"10.1145\/279361.279393","article-title":"selective eager execution on the polypath architecture","author":"klauser","year":"1998","journal-title":"Proc 25th Annu Int Symp Computer Architecture"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/40.755465"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.9"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2007.4362184"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2006.302731"},{"key":"22","doi-asserted-by":"crossref","DOI":"10.1147\/rd.494.0505","article-title":"power5 system microarchitecture","volume":"49","author":"sinharoy","year":"2005","journal-title":"IBM Journal of Research and Development"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.17"},{"journal-title":"SPEC org","year":"0","key":"24"},{"key":"25","first-page":"143","article-title":"facilitating superscalar processing via a combined static\/dynamic register renaming scheme","author":"sprangle","year":"1994","journal-title":"MICRO 27 Proceedings of the 27th annual international symposium on Microarchitecture"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903248"},{"journal-title":"Alpha Implementation and Architecture","year":"1996","author":"bhandarkar","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645801"},{"key":"10","article-title":"intel 64 and ia-32 architectures software developer's manual","volume":"1","year":"2008","journal-title":"Basic architecture"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2005.1430554"},{"article-title":"out-of-order predicated execution with translation register buffer","year":"2003","author":"darsch","key":"7"},{"journal-title":"Introduction to Algorithms","year":"2001","author":"cormen","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/782814.782840"},{"key":"4","doi-asserted-by":"crossref","DOI":"10.1145\/1054907.1054910","article-title":"mambo - a full system simulator for the powerpc architecture","volume":"31","author":"bohrer","year":"2004","journal-title":"ACM Sigmetrics Performance Evaluation Review"},{"journal-title":"Selective Dual Path Execution","year":"1996","author":"heil","key":"9"},{"year":"0","key":"8"}],"event":{"name":"2009 IEEE 15th International Symposium on High Performance Computer Architecture (HPCA)","start":{"date-parts":[[2009,2,14]]},"location":"Raleigh, NC, USA","end":{"date-parts":[[2009,2,18]]}},"container-title":["2009 IEEE 15th International Symposium on High Performance Computer Architecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4795428\/4798227\/04798255.pdf?arnumber=4798255","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,5,16]],"date-time":"2020-05-16T14:34:11Z","timestamp":1589639651000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4798255\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,2]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/hpca.2009.4798255","relation":{},"subject":[],"published":{"date-parts":[[2009,2]]}}}