{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T14:34:33Z","timestamp":1742394873341},"reference-count":32,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,2]]},"DOI":"10.1109\/hpca.2009.4798258","type":"proceedings-article","created":{"date-parts":[[2009,3,10]],"date-time":"2009-03-10T09:52:31Z","timestamp":1236678751000},"page":"227-238","source":"Crossref","is-referenced-by-count":46,"title":["PageNUCA: Selected policies for page-grain locality management in large shared chip-multiprocessor caches"],"prefix":"10.1109","author":[{"given":"Mainak","family":"Chaudhuri","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605420"},{"year":"0","key":"17"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/138873.138876"},{"year":"0","key":"15"},{"journal-title":"HP Labs CACTI 4 2","year":"0","key":"16"},{"year":"0","key":"13"},{"year":"0","key":"14"},{"year":"0","key":"11"},{"year":"0","key":"12"},{"year":"0","key":"21"},{"year":"0","key":"20"},{"journal-title":"Micron Technical Note TN-47-02","year":"0","key":"22"},{"journal-title":"Micron Technical Note TN-47-04","year":"0","key":"23"},{"key":"24","article-title":"performance experiences on sun's wildfire prototype","author":"noordergraaf","year":"1999","journal-title":"Proceedings of the ACM\/IEEE Conference on Supercomputing"},{"year":"0","key":"25"},{"key":"26","article-title":"a dual-core multi-threaded xeon processor with 16 mb l3 cache","author":"rusu","year":"2006","journal-title":"Proc Int Solid-State Circuits Conf"},{"journal-title":"Document Number 007-3430-002","article-title":"origin2000 and onyx2 performance tuning and optimization guide","year":"0","key":"27"},{"year":"0","key":"28"},{"year":"0","key":"29"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798260"},{"year":"0","key":"2"},{"year":"0","key":"10"},{"year":"0","key":"1"},{"journal-title":"Air Force Research Laboratory Technical Report","article-title":"data intensive systems (dis) benchmark performance summary","year":"2003","key":"30"},{"year":"0","key":"7"},{"year":"0","key":"6"},{"year":"0","key":"32"},{"year":"0","key":"5"},{"year":"0","key":"31"},{"year":"0","key":"4"},{"year":"0","key":"9"},{"year":"0","key":"8"}],"event":{"name":"2009 IEEE 15th International Symposium on High Performance Computer Architecture (HPCA)","start":{"date-parts":[[2009,2,14]]},"location":"Raleigh, NC, USA","end":{"date-parts":[[2009,2,18]]}},"container-title":["2009 IEEE 15th International Symposium on High Performance Computer Architecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4795428\/4798227\/04798258.pdf?arnumber=4798258","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T23:04:48Z","timestamp":1489791888000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4798258\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,2]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/hpca.2009.4798258","relation":{},"subject":[],"published":{"date-parts":[[2009,2]]}}}