{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,29]],"date-time":"2026-03-29T16:28:50Z","timestamp":1774801730603,"version":"3.50.1"},"reference-count":27,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,2]]},"DOI":"10.1109\/hpca.2009.4798259","type":"proceedings-article","created":{"date-parts":[[2009,3,10]],"date-time":"2009-03-10T13:52:31Z","timestamp":1236693151000},"page":"239-249","source":"Crossref","is-referenced-by-count":311,"title":["A novel architecture of the 3D stacked MRAM L2 cache for CMPs"],"prefix":"10.1109","author":[{"given":"Guangyu","family":"Sun","sequence":"first","affiliation":[]},{"given":"Xiangyu","family":"Dong","sequence":"additional","affiliation":[]},{"given":"Yuan","family":"Xie","sequence":"additional","affiliation":[]},{"given":"Jian","family":"Li","sequence":"additional","affiliation":[]},{"given":"Yiran","family":"Chen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.35"},{"key":"17","first-page":"117","article-title":"picoserver: using 3d stacking technology to enable a compact energy efficient chipmultiprocessor","volume":"11","author":"kgil","year":"2006","journal-title":"Tenth international conference on architectural support for programming languages and operating systems on Proceedings of the 10"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605420"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.151"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1147\/rd.494.0589"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609379"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1088\/0953-8984\/19\/16\/165209"},{"key":"12","doi-asserted-by":"crossref","first-page":"554","DOI":"10.1145\/1391469.1391610","article-title":"circuit and microarchitecture evaluation of 3d stacking magnetic ram (mram) as a universal memory replacement","author":"xiangyu dong","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.134"},{"key":"20","doi-asserted-by":"crossref","first-page":"130","DOI":"10.1145\/1150019.1136497","article-title":"design and management of 3d chip multiprocessors using networkin- memory","author":"li","year":"2006","journal-title":"Proceedings of the 20th annual International Symposium on Computer Architecture ISCA"},{"key":"22","doi-asserted-by":"crossref","first-page":"453","DOI":"10.1145\/1394608.1382159","article-title":"3d-stacked memory architectures for multicore processors","author":"loh","year":"2008","journal-title":"ISCA '08 Proceedings of the 35th International Symposium on Computer Architecture"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147160"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.108"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1145\/1148015.1148016"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/BMAS.2006.283467"},{"key":"3","year":"0"},{"key":"2","year":"0"},{"key":"10","article-title":"on-chip mram as a high-bandwidth low-latency replacement for dram physical memories","author":"desikan","year":"2002"},{"key":"1","year":"0"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/1080695.1070001"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/40.641597"},{"key":"5","first-page":"1","article-title":"3d technology: a system perspective","author":"borkar","year":"2008","journal-title":"Technical Digest of the International 3D System Integration Conference"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.18"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.136"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2005.42"}],"event":{"name":"2009 IEEE 15th International Symposium on High Performance Computer Architecture (HPCA)","location":"Raleigh, NC, USA","start":{"date-parts":[[2009,2,14]]},"end":{"date-parts":[[2009,2,18]]}},"container-title":["2009 IEEE 15th International Symposium on High Performance Computer Architecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4795428\/4798227\/04798259.pdf?arnumber=4798259","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,18]],"date-time":"2019-05-18T15:27:06Z","timestamp":1558193226000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4798259\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,2]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/hpca.2009.4798259","relation":{},"subject":[],"published":{"date-parts":[[2009,2]]}}}