{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:12:12Z","timestamp":1763467932135,"version":"3.28.0"},"reference-count":42,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,2]]},"DOI":"10.1109\/hpca.2009.4798260","type":"proceedings-article","created":{"date-parts":[[2009,3,10]],"date-time":"2009-03-10T13:52:31Z","timestamp":1236693151000},"page":"250-261","source":"Crossref","is-referenced-by-count":58,"title":["Dynamic hardware-assisted software-controlled page placement to manage capacity allocation and sharing within large caches"],"prefix":"10.1109","author":[{"given":"Manu","family":"Awasthi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kshitij","family":"Sudan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rajeev","family":"Balasubramonian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"John","family":"Carter","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/1254882.1254886"},{"key":"35","doi-asserted-by":"publisher","DOI":"10.1023\/B:SUPE.0000014800.27383.8f"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/40.768506"},{"key":"36","article-title":"managing l2 caches in multicore systems","author":"tam","year":"2007","journal-title":"Proceedings of CMPMSI"},{"year":"0","key":"18"},{"key":"33","article-title":"an argument for simple coma","author":"saulsbury","year":"1995","journal-title":"Proc HPCA-5"},{"key":"15","article-title":"reactive numa: a design for unifying s-coma and cc-numa","author":"falsafi","year":"1997","journal-title":"Proc ISCA-20"},{"key":"34","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.8"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1999.744361"},{"key":"39","doi-asserted-by":"crossref","first-page":"279","DOI":"10.1145\/248209.237205","article-title":"operating system support for improving data locality on cc-numa compute servers","volume":"31","author":"verghese","year":"1996","journal-title":"SIGPLAN Not"},{"key":"13","article-title":"mesa: reducing cache conflicts by integrating static and run-time methods","author":"ding","year":"2006","journal-title":"Proceedings of ISPASS 2006"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346180"},{"key":"37","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373606"},{"key":"11","article-title":"managing distributed, shared l2 caches through os-level page allocation","author":"cho","year":"2006","journal-title":"Proc Micro-30"},{"key":"38","article-title":"molecular caches: a caching structure for dynamic creation of application-specific heterogeneous cache regions","author":"varadarajan","year":"2006","journal-title":"Proc Micro-30"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1023\/B:IJPP.0000035815.13969.ec"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1145\/138873.138876"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346209"},{"key":"42","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.53"},{"key":"41","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/ISCA.1995.524546","article-title":"The SPLASH-2 programs: characterization and methodological considerations","author":"woo","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"40","article-title":"a power model for routers: modeling alpha 21364 and infiniband routers","volume":"24","author":"wang","year":"2003","journal-title":"IEEE Micro"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605420"},{"key":"23","article-title":"on-die interconnects for next generation cmps","author":"kundu","year":"2006","journal-title":"Workshop on On- and Off-Chip Interconnection Networks for Multicore Systems (OCIN)"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1145\/118544.118546"},{"key":"25","article-title":"gaining insights into multicore cache partitioning: bridging the gap between simulation and real systems","author":"lin","year":"2008","journal-title":"Proceedings of HPCA-XI"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/12.966494"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.33"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.21"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.10"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.39"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2007.4336229"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1145\/1152154.1152160"},{"key":"7","article-title":"co-operative caching for chip multiprocessors","author":"chang","year":"2006","journal-title":"Proc ISCA-20"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/195473.195485"},{"key":"32","article-title":"exploiting operating system support for dynamic page placement on a numa shared memory multiprocessor","author":"richard","year":"1991","journal-title":"Proceedings of PPoPP"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1999.744334"},{"key":"31","article-title":"page placement policies for numa multiprocessors","author":"richard","year":"1991","journal-title":"J Parallel Distrib Comput"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253183"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798258"}],"event":{"name":"HPCA - 15 2009. IEEE 15th International Symposium on High Performance Computer Architecture","start":{"date-parts":[[2009,2,14]]},"location":"Raleigh, NC","end":{"date-parts":[[2009,2,18]]}},"container-title":["2009 IEEE 15th International Symposium on High Performance Computer Architecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4795428\/4798227\/04798260.pdf?arnumber=4798260","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,24]],"date-time":"2023-05-24T09:29:33Z","timestamp":1684920573000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4798260\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,2]]},"references-count":42,"URL":"https:\/\/doi.org\/10.1109\/hpca.2009.4798260","relation":{},"subject":[],"published":{"date-parts":[[2009,2]]}}}