{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T05:28:05Z","timestamp":1747805285985,"version":"3.28.0"},"reference-count":49,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,2]]},"DOI":"10.1109\/hpca.2009.4798261","type":"proceedings-article","created":{"date-parts":[[2009,3,10]],"date-time":"2009-03-10T09:52:31Z","timestamp":1236678751000},"page":"262-274","source":"Crossref","is-referenced-by-count":52,"title":["Optimizing communication and capacity in a 3D stacked reconfigurable cache hierarchy"],"prefix":"10.1109","author":[{"given":"Niti","family":"Madan","sequence":"first","affiliation":[]},{"given":"Li","family":"Zhao","sequence":"additional","affiliation":[]},{"given":"Naveen","family":"Muralimanohar","sequence":"additional","affiliation":[]},{"given":"Aniruddha","family":"Udipi","sequence":"additional","affiliation":[]},{"given":"Rajeev","family":"Balasubramonian","sequence":"additional","affiliation":[]},{"given":"Ravishankar","family":"Iyer","sequence":"additional","affiliation":[]},{"given":"Srihari","family":"Makineni","sequence":"additional","affiliation":[]},{"given":"Donald","family":"Newell","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Samsung Electronics Develops World's First Eight-Die Multi-Chip Package for Multimedia Cell Phones","year":"2005","key":"35"},{"year":"2005","key":"36"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"key":"34","first-page":"214","article-title":"reconfigurable caches and their application to media processing","author":"ranganathan","year":"2000","journal-title":"Proc ISCA-20"},{"journal-title":"Tezzaron Semiconductor","year":"0","key":"39"},{"year":"0","key":"37"},{"key":"38","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.8"},{"key":"43","article-title":"molecular caches: a caching structure for dynamic creation of application-specific heterogeneous cache regions","author":"varadarajan","year":"2006","journal-title":"Proc Micro-30"},{"key":"42","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373606"},{"key":"41","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523067"},{"key":"40","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.16"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605420"},{"key":"23","article-title":"on-die interconnects for next generation cmps","author":"kundu","year":"2006","journal-title":"Proc Workshop On- and Off-Chip Interconnection Networks for Multicore Systems"},{"key":"24","article-title":"design and management of 3d chip multiprocessors using network-in-memory","author":"li","year":"2006","journal-title":"Proc ISCA-20"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.134"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.15"},{"key":"27","article-title":"a thermally-aware performance analysis of vertically integrated (3-d) processor-memory hierarchy","author":"loi","year":"2006","journal-title":"Proc 41st DAC"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1145\/966747.966750"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.34"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1234523"},{"year":"0","key":"2"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798260"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.21"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/40.988687"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253182"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.10"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.33"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859650"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250708"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253183"},{"key":"8","article-title":"co-operative caching for chip multiprocessors","author":"chang","year":"2006","journal-title":"Proc ISCA-20"},{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/1254882.1254886"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2007.6"},{"year":"0","key":"18"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346180"},{"key":"16","article-title":"techniques for producing 3d ics with high-density interconnect","author":"gupta","year":"2004","journal-title":"Proc Int VLSI Multilevel Interconnection Conf"},{"year":"0","key":"13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2003.1238018"},{"key":"11","article-title":"managing distributed, shared l2 caches through os-level page allocation","author":"cho","year":"2006","journal-title":"Proc Micro-30"},{"key":"12","article-title":"workshop on on- and off-chip interconnection networks for multicore systems (ocin)","author":"dally","year":"2006","journal-title":"Workshop program and report"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168873"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346209"},{"key":"49","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.66"},{"key":"48","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.53"},{"key":"45","article-title":"orion: a power-performance simulator for interconnection networks","author":"wang","year":"2002","journal-title":"Proc Micro-30"},{"key":"44","article-title":"a power model for routers: modeling alpha 21364 and infiniband routers","volume":"24","author":"wang","year":"2003","journal-title":"IEEE Micro"},{"key":"47","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859635"},{"key":"46","doi-asserted-by":"publisher","DOI":"10.1145\/1148015.1148016"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.39"}],"event":{"name":"2009 IEEE 15th International Symposium on High Performance Computer Architecture (HPCA)","start":{"date-parts":[[2009,2,14]]},"location":"Raleigh, NC, USA","end":{"date-parts":[[2009,2,18]]}},"container-title":["2009 IEEE 15th International Symposium on High Performance Computer Architecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4795428\/4798227\/04798261.pdf?arnumber=4798261","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T19:25:25Z","timestamp":1489605925000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4798261\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,2]]},"references-count":49,"URL":"https:\/\/doi.org\/10.1109\/hpca.2009.4798261","relation":{},"subject":[],"published":{"date-parts":[[2009,2]]}}}