{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T06:11:49Z","timestamp":1747807909466,"version":"3.28.0"},"reference-count":27,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,2]]},"DOI":"10.1109\/hpca.2009.4798266","type":"proceedings-article","created":{"date-parts":[[2009,3,10]],"date-time":"2009-03-10T09:52:31Z","timestamp":1236678751000},"page":"313-322","source":"Crossref","is-referenced-by-count":44,"title":["Bridging the computation gap between programmable processors and hardwired accelerators"],"prefix":"10.1109","author":[{"given":"Kevin","family":"Fan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manjunath","family":"Kudlur","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ganesh","family":"Dasika","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Scott","family":"Mahlke","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1998.742773"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253623"},{"journal-title":"CPU12 Reference Manual","year":"0","key":"18"},{"key":"15","first-page":"6","article-title":"a loop accelerator for low power embedded vliw processors","author":"mathew","year":"2004","journal-title":"Proc of the 2004 International Conference on on Hardware\/Software Co-design and System Synthesis"},{"journal-title":"MAXQ RISC microcontrollers","year":"0","key":"16"},{"journal-title":"Intel IA-64 Software Developer's Manual","year":"2002","author":"santa clara","key":"13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/MMUL.2006.93"},{"key":"11","first-page":"324","article-title":"custom-fit processors: letting applications define architectures","author":"fisher","year":"1996","journal-title":"Proceedings of the 26th Annual International Symposium on Microarchitecture"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1999.765937"},{"key":"21","doi-asserted-by":"crossref","first-page":"136","DOI":"10.1145\/1176760.1176778","article-title":"modulo graph embedding: mapping applications onto coarse-grained reconfigurable architectures","author":"park","year":"2006","journal-title":"Proc of the 2006 International Conference on Compilers Architecture and Synthesis for Embedded Systems"},{"journal-title":"OpenRISC","first-page":"1200","year":"2006","key":"20"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1145\/192724.192731"},{"key":"23","doi-asserted-by":"crossref","first-page":"127","DOI":"10.1023\/A:1015341305426","article-title":"pico-npa: high-level synthesis of nonprogrammable hardware accelerators","volume":"31","author":"schreiber","year":"2002","journal-title":"Journal of VLSI Signal Processing"},{"journal-title":"Diamond Standard Processor Core Family Architecture","year":"0","key":"24"},{"year":"0","key":"25"},{"year":"0","key":"26"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-73625-7_36"},{"key":"3","doi-asserted-by":"crossref","first-page":"141","DOI":"10.1109\/MICRO.2003.1253190","article-title":"the reconfigurable streaming vector processor (rsvp)","author":"ciricescu","year":"2003","journal-title":"the 26th Annual International Symposium on Microarchitecture"},{"journal-title":"Arm11","year":"0","key":"2"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/1356058.1356075"},{"journal-title":"ARCtangent Processor","year":"0","key":"1"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1007\/BF01205184"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1016\/0165-6074(93)90125-5"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1016\/S1383-7621(98)00046-0"},{"year":"0","key":"4"},{"key":"9","first-page":"219","article-title":"cost sensitive modulo scheduling in a loop accelerator synthesis system","author":"fan","year":"2005","journal-title":"the 26th Annual International Symposium on Microarchitecture"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1997.624610"}],"event":{"name":"2009 IEEE 15th International Symposium on High Performance Computer Architecture (HPCA)","start":{"date-parts":[[2009,2,14]]},"location":"Raleigh, NC, USA","end":{"date-parts":[[2009,2,18]]}},"container-title":["2009 IEEE 15th International Symposium on High Performance Computer Architecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4795428\/4798227\/04798266.pdf?arnumber=4798266","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,18]],"date-time":"2019-05-18T11:26:59Z","timestamp":1558178819000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4798266\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,2]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/hpca.2009.4798266","relation":{},"subject":[],"published":{"date-parts":[[2009,2]]}}}