{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T09:55:42Z","timestamp":1742378142057,"version":"3.28.0"},"reference-count":27,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,2]]},"DOI":"10.1109\/hpca.2009.4798278","type":"proceedings-article","created":{"date-parts":[[2009,3,10]],"date-time":"2009-03-10T13:52:31Z","timestamp":1236693151000},"page":"405-416","source":"Crossref","is-referenced-by-count":36,"title":["Dacota: Post-silicon validation of the memory subsystem in multi-core designs"],"prefix":"10.1109","author":[{"given":"Andrew","family":"DeOrio","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ilya","family":"Wagner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Valeria","family":"Bertacco","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1145\/42190.42277"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/248621.248624"},{"key":"18","first-page":"232","article-title":"cord: cost-effective (and nearly overheadfree) order-recording and data race detection","author":"prvulovic","year":"2006","journal-title":"Proc HPCA"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2006.29"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"14","doi-asserted-by":"crossref","first-page":"92","DOI":"10.1145\/1105734.1105747","article-title":"multifacet's general execution-driven multiprocessor simulator (gems) toolset","volume":"33","author":"martin","year":"2005","journal-title":"SIGArch Computer Architecture News"},{"journal-title":"The art of computer programming","year":"1968","author":"knuth","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.885049"},{"key":"21","article-title":"safetynet: improving the availability of shared memory multiprocessors with global checkpoint\/recovery","author":"sorin","year":"2002","journal-title":"Proc ISCA"},{"journal-title":"Boost Graph Library","year":"0","author":"siek","key":"20"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805821"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910957"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1991.519753"},{"key":"25","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/ISCA.1995.524546","article-title":"The SPLASH-2 programs: characterization and methodological considerations","author":"woo","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/54.57906"},{"year":"0","key":"27"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523070"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2003.1213087"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1023\/A:1022921522163"},{"journal-title":"Intel Core 2 Duo and Intel Core 2 Solo Processor for Intel Centrino Duo Processor Technology Specification Update","year":"2007","key":"1"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658657"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2003.1237997"},{"journal-title":"Essentials of Electronic Testing","year":"2000","author":"bushnell","key":"5"},{"year":"0","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1992.276232"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751884"}],"event":{"name":"2009 IEEE 15th International Symposium on High Performance Computer Architecture (HPCA)","start":{"date-parts":[[2009,2,14]]},"location":"Raleigh, NC, USA","end":{"date-parts":[[2009,2,18]]}},"container-title":["2009 IEEE 15th International Symposium on High Performance Computer Architecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4795428\/4798227\/04798278.pdf?arnumber=4798278","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,24]],"date-time":"2023-05-24T09:29:35Z","timestamp":1684920575000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4798278\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,2]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/hpca.2009.4798278","relation":{},"subject":[],"published":{"date-parts":[[2009,2]]}}}