{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:11:41Z","timestamp":1763467901134},"reference-count":30,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,2]]},"DOI":"10.1109\/hpca.2009.4798282","type":"proceedings-article","created":{"date-parts":[[2009,3,10]],"date-time":"2009-03-10T13:52:31Z","timestamp":1236693151000},"page":"443-454","source":"Crossref","is-referenced-by-count":9,"title":["Feedback mechanisms for improving probabilistic memory prefetching"],"prefix":"10.1109","author":[{"given":"Ibrahim","family":"Hur","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Calvin","family":"Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"0","key":"19"},{"journal-title":"Micron","year":"2004","key":"17"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10030"},{"key":"15","first-page":"301","article-title":"reducing dram latencies with an integrated memory hierarchy design","author":"lin","year":"2001","journal-title":"Proceedings of the Seventh International Symposium on High-Performance Computer Architecture"},{"key":"16","first-page":"124","article-title":"filtering superfluous prefetches using density vectors","author":"lin","year":"2001","journal-title":"Proceedings of the International Conference on Computer Design VLSI in Computers & Processors"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.1289290"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1998.694794"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604695"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1990.134547"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1183943"},{"key":"20","article-title":"memsim user's guide","author":"rajamani","year":"0","journal-title":"IBM Research Report"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/C-M.1978.218016"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003576"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.38"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346185"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1147\/rd.461.0005"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859663"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.50"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1145\/335231.335248"},{"article-title":"the nas parallel benchmarks","year":"1994","author":"bailey","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/12.381947"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645797"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1996.501191"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/12.966490"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604628"},{"key":"6","first-page":"670","article-title":"Design and implementation of the POWER5 microprocessor","author":"clabes","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10010"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1999.744334"},{"key":"9","first-page":"397","article-title":"memory prefetching using adaptive stream detection","author":"hur","year":"2006","journal-title":"Proceedings of the 39th Annual IEEE\/ACM International Symposium on Microarchitecture"},{"article-title":"memory-side prefetching for linked data structures","year":"2001","author":"hughes","key":"8"}],"event":{"name":"2009 IEEE 15th International Symposium on High Performance Computer Architecture (HPCA)","start":{"date-parts":[[2009,2,14]]},"location":"Raleigh, NC, USA","end":{"date-parts":[[2009,2,18]]}},"container-title":["2009 IEEE 15th International Symposium on High Performance Computer Architecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4795428\/4798227\/04798282.pdf?arnumber=4798282","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T18:42:00Z","timestamp":1489776120000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4798282\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,2]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/hpca.2009.4798282","relation":{},"subject":[],"published":{"date-parts":[[2009,2]]}}}