{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T21:39:21Z","timestamp":1729633161810,"version":"3.28.0"},"reference-count":28,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,1]]},"DOI":"10.1109\/hpca.2010.5416630","type":"proceedings-article","created":{"date-parts":[[2010,4,7]],"date-time":"2010-04-07T18:36:36Z","timestamp":1270665396000},"page":"1-11","source":"Crossref","is-referenced-by-count":3,"title":["High-Performance low-vcc in-order core"],"prefix":"10.1109","author":[{"given":"Jaume","family":"Abella","sequence":"first","affiliation":[]},{"given":"Pedro","family":"Chaparro","sequence":"additional","affiliation":[]},{"given":"Xavier","family":"Vera","sequence":"additional","affiliation":[]},{"given":"Javier","family":"Carretero","sequence":"additional","affiliation":[]},{"given":"Antonio","family":"Gonzalez","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"Power efficiency of voltage scaling in multiple clock, multiple voltage cores","author":"iyer","year":"2002","journal-title":"In ICCAD"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/263580.263595"},{"key":"ref12","article-title":"Drowsy instruction caches: leakage power reduction using dynamic voltage scaling and cache sub-bank prediction","author":"kim","year":"2002","journal-title":"Micro"},{"key":"ref13","doi-asserted-by":"crossref","DOI":"10.1145\/1013235.1013254","article-title":"Single-VD D and single-VT super-drowsy techniques for low-leakage high-performance instruction caches","author":"kim","year":"2004","journal-title":"In ISLPED"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871602"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645809"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2007.909707"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283818"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378628"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342741"},{"key":"ref28","doi-asserted-by":"crossref","first-page":"305","DOI":"10.1145\/280756.280943","article-title":"The energy complexity of register files","author":"zyuban","year":"1998","journal-title":"Proceedings 1998 International Symposium on Low Power Electronics and Design (IEEE Cat No 98TH8379) LPE"},{"key":"ref4","first-page":"316","article-title":"Multiple-banked register file architectures","author":"cruz","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1494075"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2002.995718"},{"key":"ref6","article-title":"A sub 1W to 2W low power IA processor for mobile internet devices and ultra mobile PCs in 45nm Hi-K metal gate CMOS","author":"gerosa","year":"2008","journal-title":"ISSCC96"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645806"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1147\/rd.504.0469"},{"key":"ref7","first-page":"1","article-title":"Digital 21264 sets new standard","volume":"10","author":"gwennap","year":"1996","journal-title":"Microprocessor Report"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991122"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1998.746322"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669128"},{"journal-title":"Complexity-Effective Superscalar Processors","year":"1998","author":"palacharla","key":"ref20"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2007.4341526"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2002.1176248"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2002.1176263"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283855"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.22"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859627"}],"event":{"name":"2010 IEEE 16th International Symposium on High Performance Computer Architecture (HPCA)","start":{"date-parts":[[2010,1,9]]},"location":"Bangalore","end":{"date-parts":[[2010,1,14]]}},"container-title":["HPCA - 16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5410726\/5416625\/05416630.pdf?arnumber=5416630","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,31]],"date-time":"2023-05-31T18:54:59Z","timestamp":1685559299000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5416630\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,1]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/hpca.2010.5416630","relation":{},"subject":[],"published":{"date-parts":[[2010,1]]}}}