{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T03:57:02Z","timestamp":1725681422090},"reference-count":33,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,1]]},"DOI":"10.1109\/hpca.2010.5416632","type":"proceedings-article","created":{"date-parts":[[2010,4,7]],"date-time":"2010-04-07T14:36:36Z","timestamp":1270650996000},"page":"1-12","source":"Crossref","is-referenced-by-count":2,"title":["Handling branches in TLS systems with Multi-Path Execution"],"prefix":"10.1109","author":[{"given":"Polychronis","family":"Xekalakis","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marcelo","family":"Cintra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/384285.379246"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1542275.1542333"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/232974.232993"},{"key":"ref30","first-page":"409","article-title":"Scalable Cache Miss Handling for High Memory-Level Parallelism","author":"tuck","year":"2006","journal-title":"Intl Symp on Microarchitecture"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291020"},{"key":"ref11","article-title":"Selective Dual Path Execution","author":"heil","year":"1996","journal-title":"Technical Report Department of Electrical and Computer Engineering"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-44681-8_60"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1997.569673"},{"key":"ref14","article-title":"Composite Confidence Estimators for Enhanced Speculation Control","author":"jim\u00e9nez","year":"2002","journal-title":"Tech Rep TR-02-14"},{"key":"ref15","first-page":"53","article-title":"Diverge-Merge Processor (DMP): Dynamic Predicated Execution of Complex Control-Flow Graphs Based on Frequently Executed Paths","author":"kim","year":"2006","journal-title":"Intl Symp on Microarchitecture"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/279361.279393"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/277830.277852"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1122971.1122997"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2005.1430556"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1998.650541"},{"journal-title":"Design and Evaluation of A Multiscalar Processor","year":"1998","author":"breach","key":"ref4"},{"key":"ref27","doi-asserted-by":"crossref","first-page":"414","DOI":"10.1145\/223982.224451","article-title":"Multiscalar processors","author":"sohi","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICISIP.2004.1287666"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/S1383-7621(03)00042-0"},{"key":"ref29","article-title":"Cacti 4.0","author":"tarjan","year":"2006","journal-title":"Technical report Compaq Western Research Lab"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/545214.545250"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2006.1620789"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1346281.1346298"},{"key":"ref2","first-page":"213","article-title":"Confidence Estimation for Branch Prediction Reversal","author":"aragon","year":"2001","journal-title":"High Performance Computing Conf"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/279361.279376"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/277830.277854"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305214"},{"key":"ref22","article-title":"Combining Branch Predictors","author":"mcfarling","year":"1993","journal-title":"WRL Tech Note TN- 36"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2000.846040"},{"article-title":"SESC simulator","year":"0","author":"renau","key":"ref24"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1088149.1088173"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1080695.1070003"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/545214.545249"}],"event":{"name":"2010 IEEE 16th International Symposium on High Performance Computer Architecture (HPCA)","start":{"date-parts":[[2010,1,9]]},"location":"Bangalore","end":{"date-parts":[[2010,1,14]]}},"container-title":["HPCA - 16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5410726\/5416625\/05416632.pdf?arnumber=5416632","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,31]],"date-time":"2023-05-31T14:54:57Z","timestamp":1685544897000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5416632\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,1]]},"references-count":33,"URL":"https:\/\/doi.org\/10.1109\/hpca.2010.5416632","relation":{},"subject":[],"published":{"date-parts":[[2010,1]]}}}