{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,25]],"date-time":"2026-06-25T01:59:45Z","timestamp":1782352785069,"version":"3.54.5"},"reference-count":33,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,1]]},"DOI":"10.1109\/hpca.2010.5416636","type":"proceedings-article","created":{"date-parts":[[2010,4,7]],"date-time":"2010-04-07T14:36:36Z","timestamp":1270650996000},"page":"1-12","source":"Crossref","is-referenced-by-count":88,"title":["Interval simulation: Raising the level of abstraction in architectural simulation"],"prefix":"10.1109","author":[{"given":"Davy","family":"Genbrugge","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Stijn","family":"Eyerman","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Lieven","family":"Eeckhout","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/859626.859629"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.79"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.39"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2004.1291355"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.44"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1534909.1534910"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2009.77"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310767"},{"key":"ref14","first-page":"7","article-title":"The optimal pipeline depth for a microprocessor","author":"hartstein","year":"2002","journal-title":"ISCA"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2008.4636101"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168882"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454145"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310786"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168873"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.36"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598110"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.82"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1996.563595"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1998.694797"},{"key":"ref5","first-page":"76","article-title":"Microarchitecture optimizations for exploiting memory-level parallelism","author":"chou","year":"2004","journal-title":"ISCA"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2005.1430562"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310787"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1147\/rd.413.0215"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2005.1430560"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168881"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598134"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771797"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/SIMSYM.2002.1000093"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2001.953284"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2008.4510733"},{"key":"ref25","first-page":"71","article-title":"HLS: combining statistical and symbolic simulation to guide microprocessor designs","author":"oskin","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"}],"event":{"name":"2010 IEEE 16th International Symposium on High Performance Computer Architecture (HPCA)","location":"Bangalore, India","start":{"date-parts":[[2010,1,9]]},"end":{"date-parts":[[2010,1,14]]}},"container-title":["HPCA - 16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5410726\/5416625\/05416636.pdf?arnumber=5416636","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T23:59:13Z","timestamp":1489881553000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5416636\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,1]]},"references-count":33,"URL":"https:\/\/doi.org\/10.1109\/hpca.2010.5416636","relation":{},"subject":[],"published":{"date-parts":[[2010,1]]}}}