{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:13:01Z","timestamp":1763467981231,"version":"3.28.0"},"reference-count":49,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,1]]},"DOI":"10.1109\/hpca.2010.5416639","type":"proceedings-article","created":{"date-parts":[[2010,4,7]],"date-time":"2010-04-07T14:36:36Z","timestamp":1270650996000},"page":"1-12","source":"Crossref","is-referenced-by-count":41,"title":["Towards scalable, energy-efficient, bus-based on-chip networks"],"prefix":"10.1109","author":[{"given":"Aniruddha N.","family":"Udipi","sequence":"first","affiliation":[]},{"given":"Naveen","family":"Muralimanohar","sequence":"additional","affiliation":[]},{"given":"Rajeev","family":"Balasubramonian","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","article-title":"ViChaR: A Dynamic Virtual Channel Regulator for Network-on-Chip Routers","author":"nicopoulos","year":"2006","journal-title":"Proc Micro30"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250708"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859640"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2010691"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2009.5071465"},{"key":"ref30","article-title":"On-Die Interconnects for Next Generation CMPs","author":"kundu","year":"2006","journal-title":"Workshop on On- and Off-Chip Interconnection Networks for Multicore Systems (OCIN)"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310774"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/40.988687"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903254"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798274"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250681"},{"key":"ref27","article-title":"A Gracefully Degrading and Energy-Efficient Modular Router Architecture for On-Chip Networks","author":"kim","year":"2006","journal-title":"Proc ISCAS"},{"key":"ref29","article-title":"Interconnections in Multi-Core Architectures: Understanding Mechanisms, Overheads, and Scaling","author":"kumar","year":"2005","journal-title":"Proc ISCAS"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378779"},{"year":"0","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798251"},{"key":"ref22","article-title":"High-speed and low-energy capacitively-driven on-chip wires","author":"ho","year":"2007","journal-title":"Proc ISSCC"},{"journal-title":"On-Chip Wires Scaling and Efficiency","year":"2003","author":"ho","key":"ref21"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605420"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090700"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.35"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.29"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798258"},{"key":"ref11","article-title":"Comparison of Physical Express Topologies and Virtual Express Topologies for Future Many-core On-Chip Networks","author":"chen","year":"2009","journal-title":"Workshop on CMP-MSI"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903268"},{"key":"ref12","article-title":"Design and Evaluation of Snoop Filters for Web Servers","author":"chinthamani","year":"2004","journal-title":"Proc SPECTS"},{"key":"ref13","article-title":"Managing Distributed, Shared L2 Caches through OS-Level Page Allocation","author":"cho","year":"2006","journal-title":"Proc Micro30"},{"article-title":"Parallel Computer Architecture: A Hardware\/Software Approach","year":"1999","author":"culler","key":"ref14"},{"journal-title":"Report from Workshop on On-and Off-Chip Interconnection Networks for Multicore Systems (OCIN)","year":"2006","author":"dally","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"article-title":"Principles and Practices of Interconnection Networks","year":"2003","author":"dally","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/12.83652"},{"key":"ref19","article-title":"Design and Evaluation of Hierarchical On-Chip Network Topologies for Next Generation CMPs","author":"das","year":"2009","journal-title":"Proc HPCA-"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1177\/109434209100500306"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798260"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/12.392846"},{"key":"ref8","article-title":"Networks for Multi-Core Chips - A Controversial View","author":"borkar","year":"2006","journal-title":"Workshop on On- and Off-Chip Interconnection Networks for Multicore Systems (OCIN)"},{"key":"ref7","article-title":"Networks for Multi-Core Chips - A Contrarian View","author":"borkar","year":"2007","journal-title":"ISLPED Keynote"},{"key":"ref49","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/ISCA.1995.524546","article-title":"The SPLASH-2 programs: characterization and methodological considerations","author":"woo","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.3"},{"key":"ref46","article-title":"Power-Driven Design of Router Microarchitectures in On-Chip Networks","author":"wang","year":"2003","journal-title":"Proc Micro30"},{"key":"ref45","article-title":"An 80-Tile 1.28TFLOPS Network-on-Chip in 65nm CMOS","author":"vangal","year":"2007","journal-title":"Proc ISSCC"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378780"},{"key":"ref47","article-title":"A Technology-aware and Energy-oriented Topology Exploration for On-chip Networks","author":"wang","year":"2005","journal-title":"Proc DATE"},{"key":"ref42","article-title":"The Distributed Microarchitecture of the TRIPS Prototype Processor","author":"sankaralingam","year":"2006","journal-title":"Proc Micro30"},{"key":"ref41","article-title":"Design and Implementation of the Blue Gene\/P Snoop Filter","author":"salapura","year":"2008","journal-title":"Proc HPCA-"},{"key":"ref44","article-title":"Flexible Snooping: Adaptive Forwarding and Filtering of Snoops in Embedded-Ring Multiprocessors","author":"strauss","year":"2006","journal-title":"Proc ISCAS"},{"key":"ref43","doi-asserted-by":"crossref","DOI":"10.1145\/1360612.1360617","article-title":"Larrabee: A Many-Core x86 Architecture for Visual Computing","volume":"27","author":"seiler","year":"2008","journal-title":"ACM Transactions on Graphics"}],"event":{"name":"2010 IEEE 16th International Symposium on High Performance Computer Architecture (HPCA)","start":{"date-parts":[[2010,1,9]]},"location":"Bangalore, India","end":{"date-parts":[[2010,1,14]]}},"container-title":["HPCA - 16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5410726\/5416625\/05416639.pdf?arnumber=5416639","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,31]],"date-time":"2023-05-31T14:55:00Z","timestamp":1685544900000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5416639\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,1]]},"references-count":49,"URL":"https:\/\/doi.org\/10.1109\/hpca.2010.5416639","relation":{},"subject":[],"published":{"date-parts":[[2010,1]]}}}