{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:13:02Z","timestamp":1763467982821,"version":"3.44.0"},"reference-count":42,"publisher":"IEEE","license":[{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2010,1,1]],"date-time":"2010-01-01T00:00:00Z","timestamp":1262304000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,1]]},"DOI":"10.1109\/hpca.2010.5416642","type":"proceedings-article","created":{"date-parts":[[2010,4,7]],"date-time":"2010-04-07T14:36:36Z","timestamp":1270650996000},"page":"1-12","source":"Crossref","is-referenced-by-count":87,"title":["CHOP: Adaptive filter-based DRAM caching for CMP server platforms"],"prefix":"10.1109","author":[{"given":"Xiaowei","family":"Jiang","sequence":"first","affiliation":[{"name":"Dept. of Electrical and Computer Engineering, North Carolina State University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Niti","family":"Madan","sequence":"additional","affiliation":[{"name":"School of Computing, University of Utah"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Li","family":"Zhao","sequence":"additional","affiliation":[{"name":"Dept. of Electrical and Computer Engineering, North Carolina State University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mike","family":"Upton","sequence":"additional","affiliation":[{"name":"Intel Labs, Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ravishankar","family":"Iyer","sequence":"additional","affiliation":[{"name":"Intel Labs, Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Srihari","family":"Makineni","sequence":"additional","affiliation":[{"name":"Intel Labs, Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Donald","family":"Newell","sequence":"additional","affiliation":[{"name":"Intel Labs, Intel Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yan","family":"Solihin","sequence":"additional","affiliation":[{"name":"Dept. of Electrical and Computer Engineering, North Carolina State University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rajeev","family":"Balasubramonian","sequence":"additional","affiliation":[{"name":"School of Computing, University of Utah"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/40.946676"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/1519065.1519076"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/342001.339668"},{"article-title":"Effective Management of DRAM Bandwidth in Multicore Processors","year":"0","author":"rafique","key":"ref32"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346202"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598121"},{"key":"ref37","article-title":"A Single Chip Multiprocessor Integrated with High Density DRAM","author":"yamauchi","year":"1997","journal-title":"Tech Rep"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305188"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.7"},{"key":"ref34","doi-asserted-by":"crossref","DOI":"10.1145\/1555815.1555801","article-title":"Scaling the Bandwidth Wall: Challenges in and Avenues for CMP Scaling","author":"rogers","year":"2009","journal-title":"Proc International Symposium on Computer Architecture (ISCA)"},{"year":"2008","key":"ref10","article-title":"Intel Nehalem Processors"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.27"},{"year":"2008","key":"ref11","article-title":"Tera-Scale Computing"},{"year":"2009","key":"ref12","article-title":"Intel Xeon 5500 Series"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2007.4336215"},{"article-title":"Niagara2 : A Highly Threaded Server-on-a-Chip","year":"2006","author":"golla","key":"ref14"},{"year":"2009","key":"ref15","article-title":"AMD Operton Processor Family"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2003.1190244"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.31"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/HICSS.1998.649283"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645809"},{"key":"ref28","doi-asserted-by":"crossref","DOI":"10.1145\/1394608.1382128","article-title":"Parallelism-Aware Batch Scheduling: Enhancing both Performance and Fairness of Shared DRAM Systems","author":"mutlu","year":"2008","journal-title":"Int Symp Computer Architecture (ISCA)"},{"year":"0","key":"ref4"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.21"},{"year":"0","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.18"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.24"},{"key":"ref5","first-page":"161","article-title":"PowerPC User Instruction Set Architecture","year":"2003","journal-title":"IBM Corporation"},{"year":"2006","key":"ref8","article-title":"Intel Streaming SIMD Extensions 4 (SSE4) Instruction Set Innovation"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10010"},{"year":"0","key":"ref2"},{"year":"2007","key":"ref9","article-title":"World's first quad-core processors for desktop and mainstream processors"},{"year":"0","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1998.694794"},{"key":"ref22","article-title":"HotSpot Cache: Joint Temporal and Spatial Locality Exploitation for ICache Energy Reduction","author":"lin","year":"2004","journal-title":"Proc Int Symp Low-Power Electronics"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771791"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.66"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.15"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2007.4601880"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771793"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.42"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798261"}],"event":{"name":"2010 IEEE 16th International Symposium on High Performance Computer Architecture (HPCA)","start":{"date-parts":[[2010,1,9]]},"location":"Bangalore, India","end":{"date-parts":[[2010,1,14]]}},"container-title":["HPCA - 16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5410726\/5416625\/05416642.pdf?arnumber=5416642","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T00:06:33Z","timestamp":1755907593000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5416642\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,1]]},"references-count":42,"URL":"https:\/\/doi.org\/10.1109\/hpca.2010.5416642","relation":{},"subject":[],"published":{"date-parts":[[2010,1]]}}}