{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,17]],"date-time":"2026-03-17T14:41:43Z","timestamp":1773758503643,"version":"3.50.1"},"reference-count":37,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,1]]},"DOI":"10.1109\/hpca.2010.5416650","type":"proceedings-article","created":{"date-parts":[[2010,4,7]],"date-time":"2010-04-07T14:36:36Z","timestamp":1270650996000},"page":"1-12","source":"Crossref","is-referenced-by-count":74,"title":["A Hybrid solid-state storage architecture for the performance, energy consumption, and lifetime improvement"],"prefix":"10.1109","author":[{"given":"Guangyu","family":"Sun","sequence":"first","affiliation":[]},{"given":"Yongsoo","family":"Joo","sequence":"additional","affiliation":[]},{"given":"Yibo","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Dimin","family":"Niu","sequence":"additional","affiliation":[]},{"given":"Yuan","family":"Xie","sequence":"additional","affiliation":[]},{"given":"Yiran","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Hai","family":"Li","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","year":"2004","journal-title":"NAND Flash Applications Design Guide"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798259"},{"key":"ref31","first-page":"929","article-title":"A 70 nm 16GB 16-Level-Cell NAND flash memory","volume":"43","author":"shibata","year":"2007","journal-title":"Proceedings of IEEE Symposium on VLSI Circuits"},{"key":"ref30","article-title":"Samsung Electronics","year":"2006","journal-title":"datasheet KPS1215EZM"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555759"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2007.4339742"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.30"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555761"},{"key":"ref10","article-title":"OUMnonvolatile semiconductor memory technology overview","author":"hudgens","year":"2006"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"160","DOI":"10.1145\/1289881.1289911","article-title":"A groupbased wear-leveling algorithm for large-capacity flash memory storage systems","author":"jung","year":"2007","journal-title":"Proceedings of International Conference on Compilers Architecture and Synthesis for Embedded Systems"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1063\/1.1598272"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.32"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1450058.1450064"},{"key":"ref15","first-page":"1641","article-title":"A log-based flash translation layer for large NAND flash memory","volume":"3","author":"kim","year":"2006","journal-title":"Proceedings of International Conference on Advanced Communication Technology"},{"key":"ref16","first-page":"132","article-title":"Cell design considerations for phase change memory as a universal memory","author":"lam","year":"2008","journal-title":"International Symposium on VLSI Technology Systems and Applications"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"ref18","first-page":"472","article-title":"A 90nm 1.8V 512Mb diode-switch PRAM with 266MB\/s read throughput","author":"lee","year":"2007","journal-title":"Proceedings of IEEE International Solid-State Circuits Conference"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/j.jss.2009.03.008"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/146941.146943"},{"key":"ref4","article-title":"A design for high-performance flash disks","author":"birrel","year":"2005","journal-title":"Technical Report MSRTR– 2005–176 Microsoft Research"},{"key":"ref27","article-title":"White paper: Datacenter SSDs: Solid footing for growth","author":"reinsel","year":"2008"},{"key":"ref3","article-title":"Increasing flash solid state disk reliability","year":"2005","journal-title":"Technical Report SiliconSystems"},{"key":"ref6","first-page":"212","article-title":"Endurance enhancement of flash-memory storage systems: An efficient static wear leveling design","author":"chang","year":"2007","journal-title":"Proceedings of Design Automation Conference"},{"key":"ref29","article-title":"Samsung Electronics","year":"2006","journal-title":"datasheet K9G8G08UOM"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508270"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"554","DOI":"10.1145\/1391469.1391610","article-title":"circuit and microarchitecture evaluation of 3d stacking magnetic ram (mram) as a universal memory replacement","author":"xiangyu dong","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/S0164-1212(99)00059-X"},{"key":"ref2","year":"0"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508271"},{"key":"ref1","year":"0"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1247480.1247488"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1364782.1364796"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1376616.1376723"},{"key":"ref24","doi-asserted-by":"crossref","first-page":"234","DOI":"10.1145\/1176760.1176789","article-title":"CFLRU: a replacement algorithm for flash memory","author":"park","year":"2006","journal-title":"Proceedings of International Conference on Compilers Architecture and Synthesis for Embedded Systems"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4418973"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1363686.1364038"}],"event":{"name":"2010 IEEE 16th International Symposium on High Performance Computer Architecture (HPCA)","location":"Bangalore, India","start":{"date-parts":[[2010,1,9]]},"end":{"date-parts":[[2010,1,14]]}},"container-title":["HPCA - 16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5410726\/5416625\/05416650.pdf?arnumber=5416650","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,25]],"date-time":"2021-10-25T13:09:57Z","timestamp":1635167397000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5416650\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,1]]},"references-count":37,"URL":"https:\/\/doi.org\/10.1109\/hpca.2010.5416650","relation":{},"subject":[],"published":{"date-parts":[[2010,1]]}}}