{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,29]],"date-time":"2026-03-29T16:31:14Z","timestamp":1774801874232,"version":"3.50.1"},"reference-count":35,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,1]]},"DOI":"10.1109\/hpca.2010.5416652","type":"proceedings-article","created":{"date-parts":[[2010,4,7]],"date-time":"2010-04-07T14:36:36Z","timestamp":1270650996000},"page":"1-11","source":"Crossref","is-referenced-by-count":65,"title":["Designing a processor from the ground up to allow voltage\/reliability tradeoffs"],"prefix":"10.1109","author":[{"given":"Andrew B.","family":"Kahng","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seokhyeong","family":"Kang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rakesh","family":"Kumar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"John","family":"Sartori","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","article-title":"Stochastic Processors","author":"kumar","year":"2009","journal-title":"Proc NSF Workshop Sci Power Manag"},{"key":"ref32","article-title":"Crista: An Integrated Technique for Voltage-Overscaling and Error Resiliency","author":"ghosh","year":"2008"},{"key":"ref31","year":"0"},{"key":"ref30","year":"0"},{"key":"ref35","article-title":"Slack Redistribution for Graceful Degradation Under Voltage Overscaling","author":"kahng","year":"2010","journal-title":"Proc Asia and South Pacific Design Automation Conf"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457181"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.857313"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1996.507753"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/313817.313834"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810282"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1993.393383"},{"key":"ref15","article-title":"Testing the Critical Operating Point (COP) Hypothesis using FPGA Emulation of Timing Errors in Over-Scaled Soft-Processors","author":"narayanan","year":"2009","journal-title":"IEEE Workshop on Silicon Errors in Logic - System Effects"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"ref17","author":"chung","year":"0","journal-title":"OpenSPARC T1 Architectural Transplants"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771810"},{"key":"ref19","article-title":"CMOS Process Variations: A Critical Operation Point Hypothesis","author":"patel","year":"2008","journal-title":"Online Presentation"},{"key":"ref28","year":"0"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/566408.566437"},{"key":"ref27","year":"0"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243978"},{"key":"ref6","first-page":"326","article-title":"Tilos: A Polynomial Programming Approach to Transistor Sizing","author":"fishburn","year":"1985","journal-title":"IEEE\/ACM Proc International Conference on Computer-Aided Design"},{"key":"ref29","year":"0"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253179"},{"key":"ref8","first-page":"327","article-title":"Selective gate-length biasing for cost-effective runtime leakage control","author":"gupta","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798256"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.881202"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2005.13"},{"key":"ref1","first-page":"2","article-title":"Oppotunities and Challenges for Better Than Worst-Case Design","author":"austin","year":"2005","journal-title":"Proc Asia South Pacific Design Automation"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/92.994980"},{"key":"ref22","doi-asserted-by":"crossref","DOI":"10.1145\/342001.339657","article-title":"Wattch: A Framework for Architectural-Level Power Analysis and Optimizations","author":"brooks","year":"2000","journal-title":"International Symposium on Computer Architecture"},{"key":"ref21","article-title":"Simulation and Modeling of a Simultaneous Multithreading Processor","author":"tullsen","year":"0"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/40.491460"},{"key":"ref26","year":"0"},{"key":"ref25","article-title":"Enhanced Intel Speed Step Technology for the Intel Pentium M Processor","year":"0","journal-title":"Microproceesors White Papers"}],"event":{"name":"2010 IEEE 16th International Symposium on High Performance Computer Architecture (HPCA)","location":"Bangalore, India","start":{"date-parts":[[2010,1,9]]},"end":{"date-parts":[[2010,1,14]]}},"container-title":["HPCA - 16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5410726\/5416625\/05416652.pdf?arnumber=5416652","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T02:54:51Z","timestamp":1497840891000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5416652\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,1]]},"references-count":35,"URL":"https:\/\/doi.org\/10.1109\/hpca.2010.5416652","relation":{},"subject":[],"published":{"date-parts":[[2010,1]]}}}