{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,4]],"date-time":"2026-04-04T06:28:41Z","timestamp":1775284121999,"version":"3.50.1"},"reference-count":35,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,1]]},"DOI":"10.1109\/hpca.2010.5416655","type":"proceedings-article","created":{"date-parts":[[2010,4,7]],"date-time":"2010-04-07T14:36:36Z","timestamp":1270650996000},"page":"1-12","source":"Crossref","is-referenced-by-count":10,"title":["Understanding how off-chip memory bandwidth partitioning in Chip Multiprocessors affects system performance"],"prefix":"10.1109","author":[{"family":"Fang Liu","sequence":"first","affiliation":[]},{"family":"Xiaowei Jiang","sequence":"additional","affiliation":[]},{"family":"Yan Solihin","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","article-title":"1Gb DDR2 SDRAM Component: MT47HI28M8HQ-25","year":"2007"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1016\/0041-5553(78)90051-4"},{"key":"ref30","article-title":"Computer Networks","author":"tanenbaum","year":"1996"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346200"},{"key":"ref34","article-title":"Spec cpu2006 benchmarks","year":"2006"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1152154.1152160"},{"key":"ref11","article-title":"Gaining Insights into Multicore Cache Partitioning: Bridging the Gap between Simulation and Real System","author":"lin","year":"2008","journal-title":"Proceedings of the International Symposium on High-Performance Computer Architecture"},{"key":"ref12","first-page":"455","article-title":"Managing Distributed, Shared L2 Caches through OS-Level Page Allocation","author":"cho","year":"2006","journal-title":"Proc of the 39th Annual IEEE\/ACM International Symposium on Microarchitecture"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.24"},{"key":"ref14","doi-asserted-by":"crossref","DOI":"10.1109\/PACT.2007.4336216","article-title":"Effective Management of DRAM Bandwidth in Multicore Processors","author":"rafique","year":"2007","journal-title":"Proc of the 16th International Conference on Parallel Architectures and Compilation Techniques"},{"key":"ref15","doi-asserted-by":"crossref","DOI":"10.1109\/ISCA.2008.21","article-title":"Self-Optimizing Memory Controller: A Reinforcement Learning Approach","author":"ipek","year":"2008","journal-title":"Proc of the 35th International Symposium on Computer Architecture (ISCA)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771791"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.21"},{"key":"ref18","article-title":"Parallelism-Aware Batch Scheduling: Enhancing both Performance and Fairness of Shared DRAM Systems","year":"2008","journal-title":"Proc 35th International Symposium on Computer Architecture (ISCA)"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771801"},{"key":"ref28","first-page":"25","article-title":"QoS Policy and Architecture for Cache\/Memory in CMP Platforms","author":"lyer","year":"2007","journal-title":"Proc of the ACM SIGMETRICS Conference on Measurement and Modeling of Computer Systems"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1023\/B:SUPE.0000014800.27383.8f"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555801"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2002.995703"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1274971.1275005"},{"key":"ref29","first-page":"128","article-title":"Memory access scheduling","author":"rixner","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.49"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1006209.1006246"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1152154.1152161"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250671"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.17"},{"key":"ref1","article-title":"Fair Cache Sharing and Partitioning on a Chip Multiprocessor Architecture","author":"kim","year":"2004","journal-title":"Proc of the International Conference on Parallel Architectures and Compilation Techniques (PACT)"},{"key":"ref20","first-page":"340","article-title":"Predicting the Impact of Inter-Thread Cache Contention on a Chip Multiprocessor Architecture","author":"chandra","year":"2005","journal-title":"Proc of the 11 th International Symposium on High Performance Computer Architecture IEEE Computer Society"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1147\/rd.413.0215"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379244"},{"key":"ref24","article-title":"Seal-tool: Pinpointing and quantifying scalability bottlenecks in dsm multiprocessors","author":"solihin","year":"1999","journal-title":"Supercomputing"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/287318.287351"},{"key":"ref26","article-title":"International Technology Roadmap for Semiconductors: 2005 Edition, Assembly and packaging","year":"2005"},{"key":"ref25","doi-asserted-by":"crossref","DOI":"10.1287\/opre.9.3.383","article-title":"A Proof of Queueing Formula L = ?W","volume":"9","author":"little","year":"1961","journal-title":"Operations Research"}],"event":{"name":"2010 IEEE 16th International Symposium on High Performance Computer Architecture (HPCA)","location":"Bangalore","start":{"date-parts":[[2010,1,9]]},"end":{"date-parts":[[2010,1,14]]}},"container-title":["HPCA - 16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5410726\/5416625\/05416655.pdf?arnumber=5416655","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T02:54:50Z","timestamp":1497840890000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5416655\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,1]]},"references-count":35,"URL":"https:\/\/doi.org\/10.1109\/hpca.2010.5416655","relation":{},"subject":[],"published":{"date-parts":[[2010,1]]}}}