{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T10:13:23Z","timestamp":1729678403255,"version":"3.28.0"},"reference-count":31,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,1]]},"DOI":"10.1109\/hpca.2010.5416656","type":"proceedings-article","created":{"date-parts":[[2010,4,7]],"date-time":"2010-04-07T14:36:36Z","timestamp":1270650996000},"page":"1-12","source":"Crossref","is-referenced-by-count":2,"title":["LeadOut: Composing low-overhead frequency-enhancing techniques for single-thread performance in configurable multicores"],"prefix":"10.1109","author":[{"given":"Brian","family":"Greskamp","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ulya R","family":"Karpuzcu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Josep","family":"Torrellas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref31","DOI":"10.1109\/PACT.2005.18"},{"doi-asserted-by":"publisher","key":"ref30","DOI":"10.1145\/378993.379247"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1145\/291069.291020"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1145\/871506.871561"},{"key":"ref12","article-title":"Slipstream execution mode for slipstream-based multiprocessors","author":"ibrahim","year":"2003","journal-title":"International Symposium on High Performance Computer Architecture"},{"year":"2008","journal-title":"Intel Core i7 Processor Extreme Edition and Intel Core i7 Processor Datasheet","key":"ref13"},{"year":"2008","journal-title":"Intel Turbo Boost technology in Intel Core micro architecture (Nehalem) based processors","key":"ref14"},{"year":"2007","journal-title":"International Technology Roadmap for Semiconductors (2007 Edition)","key":"ref15"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1145\/1250662.1250686"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/MICRO.2007.41"},{"key":"ref18","article-title":"System level analysis of fast, per-core DVFS using on-chip switching regulators","author":"kim","year":"2008","journal-title":"International Symposium on High Performance Computer Architecture"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1109\/12.795218"},{"key":"ref28","doi-asserted-by":"crossref","first-page":"414","DOI":"10.1145\/223982.224451","article-title":"Multiscalar processors","author":"sohi","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"ref4","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"doi-asserted-by":"publisher","key":"ref27","DOI":"10.1145\/859618.859620"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/VLSIT.2008.4588589"},{"key":"ref6","article-title":"An integrated quad-core Opteron processor","author":"dorsey","year":"2007","journal-title":"International Solid State Circuits Conference"},{"doi-asserted-by":"publisher","key":"ref29","DOI":"10.1109\/HPCA.1998.650541"},{"key":"ref5","article-title":"Processor design for portable systems","volume":"13","author":"burd","year":"1996","journal-title":"Journal of VLSI Signal Processing Systems"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1145\/1187976.1187979"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/MICRO.2003.1253179"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/MICRO.1999.809458"},{"key":"ref9","doi-asserted-by":"crossref","DOI":"10.1109\/PACT.2007.4336213","article-title":"Paceline: Improving single-thread performance in nanoscale CMPs through core overclocking","author":"greskamp","year":"2007","journal-title":"International Conference on Parallel Architectures and Compilation Techniques"},{"key":"ref1","article-title":"Characterizing process variation in nanometer CMOS","author":"agarwal","year":"2007","journal-title":"Design Automation Conference"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1109\/JSSC.2005.859902"},{"year":"2005","author":"renau","article-title":"SESC Simulator","key":"ref22"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1093\/comjnl\/7.4.308"},{"doi-asserted-by":"publisher","key":"ref24","DOI":"10.1109\/TSM.2007.913186"},{"doi-asserted-by":"publisher","key":"ref23","DOI":"10.1109\/4.52187"},{"doi-asserted-by":"publisher","key":"ref26","DOI":"10.1109\/MICRO.2002.1176263"},{"doi-asserted-by":"publisher","key":"ref25","DOI":"10.1109\/MICRO.2008.4771810"}],"event":{"name":"2010 IEEE 16th International Symposium on High Performance Computer Architecture (HPCA)","start":{"date-parts":[[2010,1,9]]},"location":"Bangalore","end":{"date-parts":[[2010,1,14]]}},"container-title":["HPCA - 16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5410726\/5416625\/05416656.pdf?arnumber=5416656","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,31]],"date-time":"2023-05-31T14:54:58Z","timestamp":1685544898000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5416656\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,1]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/hpca.2010.5416656","relation":{},"subject":[],"published":{"date-parts":[[2010,1]]}}}