{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T16:27:17Z","timestamp":1729614437697,"version":"3.28.0"},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,2]]},"DOI":"10.1109\/hpca.2011.5749718","type":"proceedings-article","created":{"date-parts":[[2011,4,18]],"date-time":"2011-04-18T13:49:44Z","timestamp":1303134584000},"page":"75-86","source":"Crossref","is-referenced-by-count":18,"title":["Bloom Filter Guided Transaction Scheduling"],"prefix":"10.1109","author":[{"given":"Geoffrey","family":"Blake","sequence":"first","affiliation":[]},{"given":"Ronald G.","family":"Dreslinski","sequence":"additional","affiliation":[]},{"given":"Trevor","family":"Mudge","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1755913.1755918"},{"key":"ref11","article-title":"Azuls experiences with hardware transactional memory","author":"click","year":"2009","journal-title":"HP Labs-Bay Area Workshop on Transactional Memory"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1400751.1400769"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1582716.1582725"},{"article-title":"Instruction tables: Lists of instruction latencies, throughputs and micro-operation breakdowns for Intel, AMD and VIA CPUs","year":"2010","author":"fog","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1993.698569"},{"key":"ref16","article-title":"Using transactions in delaunay mesh generation","author":"kulkarni","year":"2006","journal-title":"Workshop on Transactional Memory Workloads"},{"journal-title":"Transactional Memory","year":"2006","author":"larus","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1693453.1693465"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/AINA.2007.80"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1378533.1378564"},{"key":"ref4","article-title":"A key-based adaptive transactional memory executor","author":"bai","year":"2006","journal-title":"Proceedings of the NSF Next Generation Software Program Workshop Mar 2007 Invited paper Also available as TR 909"},{"key":"ref27","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/ISCA.1995.524546","article-title":"The SPLASH-2 programs: characterization and methodological considerations","author":"woo","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"ref3","first-page":"4","article-title":"Steal-on-abort: Improving transactional memory performance through dynamic transaction reordering","author":"ansari","year":"2009","journal-title":"Proc 4th Int Conf High-Performance Computing"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669133"},{"key":"ref29","article-title":"Extending hardware transactional memory to support nonbusy waiting and nontransactional actions","author":"zilles","year":"2006","journal-title":"Proceedings of the First ACM SIGPLAN Workshop on Languages Compilers and Hardware Support for Transactional Computing"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.82"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250674"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/362686.362692"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-85451-7_77"},{"volume":"2","journal-title":"Intel Developer Manuals","year":"2008","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2008.4636089"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598134"},{"key":"ref22","article-title":"transactional memory programming actually easier?","author":"rossbach","year":"2009","journal-title":"WDDD'09 Proc 8th Workshop on Duplicating Deconstructing and Debunking"},{"key":"ref21","article-title":"Dependence-aware transactional memory","author":"ramadan","year":"2008","journal-title":"41st Annual ACM\/IEEE international symposium on Microarchitecture"},{"key":"ref24","article-title":"Contention management in dynamic software transactional memory","author":"scherer","year":"2004","journal-title":"Proceedings of the ACM PODC Workshop on Concurrency and Synchronization in Java Programs"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.24"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2009.5161032"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1073814.1073861"}],"event":{"name":"2011 IEEE 17th International Symposium on High Performance Computer Architecture (HPCA)","start":{"date-parts":[[2011,2,12]]},"location":"San Antonio, TX, USA","end":{"date-parts":[[2011,2,16]]}},"container-title":["2011 IEEE 17th International Symposium on High Performance Computer Architecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5743111\/5749710\/05749718.pdf?arnumber=5749718","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,4,6]],"date-time":"2024-04-06T06:20:59Z","timestamp":1712384459000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5749718\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,2]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/hpca.2011.5749718","relation":{},"subject":[],"published":{"date-parts":[[2011,2]]}}}