{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T08:50:58Z","timestamp":1729673458523,"version":"3.28.0"},"reference-count":31,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,2]]},"DOI":"10.1109\/hpca.2011.5749727","type":"proceedings-article","created":{"date-parts":[[2011,4,18]],"date-time":"2011-04-18T13:49:44Z","timestamp":1303134584000},"page":"181-192","source":"Crossref","is-referenced-by-count":11,"title":["Data-triggered threads: Eliminating redundant computation"],"prefix":"10.1109","author":[{"given":"Hung-Wei","family":"Tseng","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dean M.","family":"Tullsen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937426"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2005.7"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/642089.642111"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-8191(01)00083-7"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"106","DOI":"10.1109\/HPCA.1999.744342","article-title":"Exploiting basic block value locality with block reuse","author":"huang","year":"1999","journal-title":"Fifth International Symposium on High-Performance Computer Architecture"},{"key":"ref13","first-page":"59","article-title":"A design study of the EARTH multiprocessor","author":"hum","year":"1995","journal-title":"Proc of the International Conference on Parallel Architectures and Compilation Techniques"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1988.5222"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"60","DOI":"10.1109\/40.888704","article-title":"An advanced optimizer for the ia-64 architecture","volume":"20","author":"krishnaiyer","year":"2000","journal-title":"IEEE Micro"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2006.136"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2000.854389"},{"key":"ref18","first-page":"22","article-title":"Silent stores for free","author":"lepak","year":"2000","journal-title":"Proceedings of the 33rd International Symposium on Microarchitecture"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/248208.237173"},{"key":"ref28","article-title":"Simulation and modeling of a simultaneous multithreading processor","author":"tullsen","year":"1996","journal-title":"22nd Annual Computer Measurement Group Conference"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"302","DOI":"10.1145\/1150019.1136512","article-title":"Program demultiplexing: Data-flow based speculative parallelization of methods in sequential programs","volume":"0","author":"balakrishnan","year":"2006","journal-title":"Proceedings of the 3rd Annual International Symposium on Computer Architecture"},{"key":"ref27","first-page":"1","article-title":"A scalable approach to thread-level speculation","author":"steffan","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1146\/annurev.cs.01.060186.001301"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291056"},{"key":"ref29","doi-asserted-by":"crossref","first-page":"392","DOI":"10.1109\/ISCA.1995.524578","article-title":"Simultaneous multithreading: Maximizing on-chip parallelism","author":"tullsen","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/301618.301643"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937427"},{"key":"ref7","first-page":"306","article-title":"Dynamic speculative precomputation","author":"collins","year":"2001","journal-title":"34th International Symposium on Microarchitecture"},{"key":"ref2","article-title":"StarT the Next Generation: Integrating global caches and dataflow architecture","author":"ang","year":"1994","journal-title":"CSG Memo 354 Computation Structures Group MIT Lab for Comp Sci"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/106972.106990"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1242531.1242563"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/277830.277850"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"156","DOI":"10.1145\/146628.139715","article-title":"*T: A multithreaded massively parallel architecture","author":"nikhil","year":"1992","journal-title":"19th Annual International Symposium on Computer Architecture"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1038\/218019a0"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1989.714561"},{"key":"ref26","first-page":"194","article-title":"Dynamic instruction reuse","author":"sohi","year":"1997","journal-title":"24th Annual International Symposium on Computer Architecture"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1995.524580"}],"event":{"name":"2011 IEEE 17th International Symposium on High Performance Computer Architecture (HPCA)","start":{"date-parts":[[2011,2,12]]},"location":"San Antonio, TX, USA","end":{"date-parts":[[2011,2,16]]}},"container-title":["2011 IEEE 17th International Symposium on High Performance Computer Architecture"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5743111\/5749710\/05749727.pdf?arnumber=5749727","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,4,6]],"date-time":"2024-04-06T06:21:01Z","timestamp":1712384461000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5749727\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,2]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/hpca.2011.5749727","relation":{},"subject":[],"published":{"date-parts":[[2011,2]]}}}